Low-power high-speed threshold logic and its application to the design of novel carry lookahead adders

The first main result of this paper is the development of a low power threshold logic gate based on a capacitive input, charge recycling differential sense amplifier latch. The gate is shown to have very low power dissipation and high operating speed, as well as robustness under process, temperature and supply voltage variations. The second main result is the development of a novel, low depth, carry look ahead addition scheme. One such adder is also designed using the proposed gate.

[1]  Tadahiro Ohmi,et al.  Employing Auto-Threshold-Adjustment , 1995 .

[2]  Hong-Yi Huang,et al.  CMOS Capacitor Coupling Logic (C'L) Circuits , 2000 .

[3]  Vasken Zaven Bohossian,et al.  Neural logic: theory and implementation , 1998 .

[4]  Said F. Al-Sarawi,et al.  Low power, high speed, charge recycling CMOS threshold logic gate , 2001 .

[5]  Cheng-Chew Lim,et al.  Parallel prefix adder design , 2001, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001.

[6]  Bai-Sun Kong,et al.  Asynchronous sense differential logic , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[7]  Maria J. Avedillo,et al.  Low-power CMOS threshold-logic gate , 1995 .

[8]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .