An embedded autonomous scan-based results analyzer (EARA) for SoC cores

Relying solely upon external ATE resources for scan test in complex SoC designs is increasingly difficult. In this work, we develop the concept and implementation of an embedded autonomous results analyzer (EARA) to be used in our modified dedicated autonomous scan-based testing (DAST) methodology. DAST introduces hierarchy and separates the functionality of ATE resources into two distinctive classes: a) test data communication; and b) test data control and observation. Consequently, test data control/observation functions are transferred to embedded blocks. In this work, we extend DAST to include the sending of expected test results along with the test stimulus to enable on-chip comparison. We present implementation results of EARA when applied to a number of SoC benchmarks.

[1]  Christos A. Papachristou,et al.  Microprocessor based testing for core-based system on chip , 1999, DAC '99.

[2]  Yervant Zorian,et al.  Testing embedded-core based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  André Ivanov,et al.  Dedicated autonomous scan-based testing (DAST) for embedded cores , 2002, Proceedings. International Test Conference.

[4]  Krishnendu Chakrabarty,et al.  System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Krishnendu Chakrabarty,et al.  Deterministic built-in test pattern generation for high-performance circuits using twisted-ring counters , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[6]  A. Ivanov,et al.  A packet switching communication-based test access mechanism for system chips , 2001, IEEE European Test Workshop, 2001..

[7]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.