Parasitic Gate Resistance Impact on Triple-Gate FinFET CMOS Inverter

In this paper, based on a full intrinsic-extrinsic model for symmetric doped double-gate MOSFET, we analyze the impact of FinFET gate resistance over the inverter and ring oscillator performance. It is shown that, when the total number of fins remains constant, the propagation delay can be improved thanks to the multifinger configuration that translates into the gate resistance reduction. Furthermore, the fin spacing in addition to source/drain fin extension reduction are of primary importance to improve the digital circuit performance.

[1]  R. Rooyackers,et al.  Migrating from planar to FinFET for further CMOS scaling: SOI or bulk? , 2009, 2009 Proceedings of ESSCIRC.

[2]  B. Yang,et al.  FinFET performance advantage at 22nm: An AC perspective , 2008, 2008 Symposium on VLSI Technology.

[3]  B. Iñíguez,et al.  Compact model for short channel symmetric doped double-gate MOSFETs , 2008 .

[4]  Amitava Chatterjee,et al.  A transistor performance figure-of-merit including the effect of gate resistance and its application to scaling to sub-0.25-/spl mu/m CMOS logic technologies , 1998 .

[5]  Hiroshi Iwai,et al.  CMOS Logic Device and Circuit Performance of Si Gate All Around Nanowire MOSFET , 2014, IEEE Transactions on Electron Devices.

[6]  Rajiv V. Joshi,et al.  Impact of FinFET technology for power gating in nano-scale design , 2014, Fifteenth International Symposium on Quality Electronic Design.

[7]  Jean-Pierre Raskin,et al.  Parasitic Gate Capacitance Model for Triple-Gate FinFETs , 2013, IEEE Transactions on Electron Devices.

[8]  Brajesh Kumar Kaushik,et al.  Asymmetric Dual-Spacer Trigate FinFET Device-Circuit Codesign and Its Variability Analysis , 2015, IEEE Transactions on Electron Devices.

[9]  A. Mercha,et al.  Double-Gate finFETs as a CMOS Technology Downscaling Option: An RF Perspective , 2007, IEEE Transactions on Electron Devices.

[10]  G. Ghibaudo,et al.  Comparative study of circuit perspectives for multi-gate structures at sub-10nm node , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[11]  C. Auth,et al.  A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[12]  J.-P. Raskin,et al.  Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization , 2006, IEEE Transactions on Electron Devices.

[13]  Marcelo Antonio Pavanello,et al.  Application of the Symmetric Doped Double-Gate Model in Circuit Simulation Containing Double-Gate Graded-Channel Transistors , 2009 .

[14]  R. Rooyackers,et al.  A functional 41-stage ring oscillator using scaled FinFET devices with 25-nm gate lengths and 10-nm fin widths applicable for the 45-nm CMOS node , 2004, IEEE Electron Device Letters.

[15]  B. Lherron,et al.  A 10nm platform technology for low power and high performance application featuring FINFET devices with multi workfunction gate stack on bulk and SOI , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[16]  K. Maitra,et al.  A 0.063 µm2 FinFET SRAM cell demonstration with conventional lithography using a novel integration scheme with aggressively scaled fin and gate pitch , 2010, 2010 Symposium on VLSI Technology.

[17]  J.-P. Raskin,et al.  RF compact small-signal model for SOI DG-MOSFETs , 2010, 2010 27th International Conference on Microelectronics Proceedings.

[18]  Dominique Schreurs,et al.  A comprehensive review on microwave FinFET modeling for progressing beyond the state of art , 2013 .

[19]  K. Maitra,et al.  Challenges and solutions of FinFET integration in an SRAM cell and a logic circuit for 22 nm node and beyond , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[20]  Mark Y. Liu,et al.  A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size , 2014, 2014 IEEE International Electron Devices Meeting.

[21]  M. Vinet,et al.  Device design considerations for next generation CMOS technology: Planar FDSOI and FinFET (Invited) , 2013, 2013 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[22]  Ning Lu,et al.  Gate stack resistance and limits to CMOS logic performance , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[23]  T. Tezuka,et al.  Electron Mobility and Short-Channel Device Characteristics of SOI FinFETs With Uniaxially Strained (110) Channels , 2009, IEEE Transactions on Electron Devices.

[24]  J.-P. Raskin,et al.  High-Frequency Noise Performance of 60-nm Gate-Length FinFETs , 2008, IEEE Transactions on Electron Devices.

[25]  Hiroshi Iwai,et al.  Future of nano CMOS technology , 2015, 2011 IEEE Regional Symposium on Micro and Nano Electronics.

[26]  Hui-Wen Cheng,et al.  Propagation delay dependence on channel fins and geometry aspect ratio of 16-nm multi-gate MOSFET inverter , 2009, 2009 1st Asia Symposium on Quality Electronic Design.

[27]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[28]  A. Hikavyy,et al.  Low-voltage 6T FinFET SRAM cell with high SNM using HfSiON/TiN gate stack, fin widths down to 10nm and 30nm gate length , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[29]  R. Rooyackers,et al.  A Low-Power Multi-Gate FET CMOS Technology with 13.9ps Inverter Delay, Large-Scale Integrated High Performance Digital Circuits and SRAM , 2007, 2007 IEEE Symposium on VLSI Technology.

[30]  Ning Lu,et al.  Modeling of Resistance in FinFET Local Interconnect , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  Antonio Cerdeira,et al.  RF modeling of 40‐nm SOI triple‐gate FinFET , 2015 .

[32]  Denis Flandre,et al.  Implementation of the symmetric doped double-gate MOSFET model in Verilog-A for circuit simulation , 2010 .

[33]  Ru Huang,et al.  New Self-Aligned Silicon Nanowire Transistors on Bulk Substrate Fabricated by Epi-Free Compatible CMOS Technology: Process Integration, Experimental Characterization of Carrier Transport and Low Frequency noise , 2007, 2007 IEEE International Electron Devices Meeting.

[34]  An Analytical Metal Resistance Model and Its Application for Sub-22-nm Metal-Gate CMOS , 2015, IEEE Electron Device Letters.

[35]  Liesbeth Witters,et al.  Benchmarking SOI and bulk FinFET alternatives for PLANAR CMOS scaling succession , 2010 .

[36]  B. Parvais,et al.  Analysis of the FinFET parasitics for improved RF performances , 2007, 2007 IEEE International SOI Conference.

[37]  Denis Flandre,et al.  FinFET analogue characterization from DC to 110 GHz , 2005 .

[38]  J.-P. Raskin,et al.  Dependence of finFET RF performance on fin width , 2006, Digest of Papers. 2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[39]  Diederik Verkest,et al.  Vertical GAAFETs for the Ultimate CMOS Scaling , 2015, IEEE Transactions on Electron Devices.

[41]  W. Haensch,et al.  Demonstration of highly scaled FinFET SRAM cells with high-κ/metal gate and investigation of characteristic variability for the 32 nm node and beyond , 2008, 2008 IEEE International Electron Devices Meeting.

[42]  G.D.J. Smit,et al.  FinFET compact modelling for analogue and RF applications , 2010, 2010 International Electron Devices Meeting.

[43]  Terence B. Hook,et al.  Efficient and Accurate Schematic Transistor Model of FinFET Parasitic Elements , 2013, IEEE Electron Device Letters.

[44]  S. Makovejev,et al.  RF Extraction of Self-Heating Effects in FinFETs , 2011, IEEE Transactions on Electron Devices.

[45]  J.-P. Raskin,et al.  Optimizing FinFET geometry and parasitics for RF applications , 2008, 2008 IEEE International SOI Conference.

[46]  N. Collaert,et al.  Review of FINFET technology , 2009, 2009 IEEE International SOI Conference.

[47]  Ying Zhang,et al.  Extension and source/drain design for high-performance FinFET devices , 2003 .

[48]  Cor Claeys,et al.  Charge based DC compact modeling of bulk FinFET transistor , 2013 .

[49]  M. D. Giles,et al.  Process Technology Variation , 2011, IEEE Transactions on Electron Devices.

[50]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[51]  V. Kilchytska,et al.  Continuous compact model for MuGFETs simulations , 2009, 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems.

[52]  Kee-Won Kwon,et al.  Modeling of Parasitic Fringing Capacitance in Multifin Trigate FinFETs , 2013, IEEE Transactions on Electron Devices.

[53]  G. Ghibaudo,et al.  Comprehensive and Accurate Parasitic Capacitance Models for Two- and Three-Dimensional CMOS Device Structures , 2012, IEEE Transactions on Electron Devices.

[54]  P. Wambacq,et al.  Suitability of FinFET technology for low-power mixed-signal applications , 2006, 2006 IEEE International Conference on IC Design and Technology.