A PLL configuration for reducing both incoming and inherent jitters

In order to reduce jitters, both incoming and inherent, this article proposes a novel configuration. Feed-forward compensator improves jitter filtration, free from constraints on loop gain for reducing inherent jitters. Its effectiveness is verified on a prototype implemented on an FPGA, and experiments as a multiply-by-50 synthesizer result in 30-times reduction of inherent jitters and in halving of incoming jitters.

[2]  M. Inoue,et al.  Over-Sampling PLL for Low-Jitter and Responsive Clock Synchronization , 2006, 2006 International Symposium on Communications and Information Technologies.

[3]  C. Sandner,et al.  A fully integrated 2.4GHz LC-VCO frequency synthesizer with 3ps jitter in 0.18µm standard digital CMOS copper technology , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[4]  Ruifeng Liu,et al.  A fully symmetrical PFD for fast locking low jitter PLL , 2003, ASICON 2003.

[5]  Wei-Bin Yang,et al.  A difference detector PFD for low jitter PLL , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[6]  A. Maxim.  Notice of Violation of IEEE Publication PrinciplesA 2-5GHz low jitter 0.13 μm CMOS PLL using a dynamic current matching charge-pump and a noise attenuating loop-filter [frequency synthesizer application] , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[7]  Fuminori Kobayashi,et al.  Low-jitter PLL by interpolate compensation , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.