Dual-Equalization-Path Energy-Area-Efficient Near Field Inductive Coupling for Contactless 3D IC

This paper presents a dual-equalization-path (DEP) near field inductive coupling link for contactless vertical interconnect in high-performance 3D IC. The DEP receiver is demonstrated for the first time in near field inductive coupling vertical links to improve energy per bit and area efficiency. A feedback mechanism in the main path helps in signal recovery for improving the voltage margin. While a linear auxiliary path using passive pulse-reuse feedforward equalization helps in signal recovery for improving the timing margin. We also demonstrate how the receiver equalization architecture helps in enabling an energy-efficient and compact near field inductive coupling-based 3D IC. In experimental demonstration, the transceiver achieves 207 fJ/bit in 65nm CMOS process. The developed equalization architecture demonstrates a 34% improved FoM-3D performance compared to state-of-the-art contactless 3D links.

[1]  Tadahiro Kuroda,et al.  Modeling and Experimental Verification of Misalignment Tolerance in Inductive-Coupling Inter-Chip Link for Low-Power 3-D System Integration , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Partha Pratim Pande,et al.  High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Partha Pratim Pande,et al.  Energy and area efficient near field inductive coupling: A case study on 3D NoC , 2017, 2017 Eleventh IEEE/ACM International Symposium on Networks-on-Chip (NOCS).

[4]  D. Ditzel,et al.  Low-cost 3D chip stacking with ThruChip wireless connections , 2014, 2014 IEEE Hot Chips 26 Symposium (HCS).

[5]  Pawan Agarwal,et al.  A 28GHz 41%-PAE linear CMOS power amplifier using a transformer-based AM-PM distortion-correction technique for 5G phased arrays , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[6]  Joe Baylon,et al.  An Echo-Canceller-Iess NFIC- TSV Hybrid 3D Interconnect for Simultaneous Bidirectional Vertical Communication , 2018, 2018 IEEE/MTT-S International Microwave Symposium - IMS.

[7]  Yong Liu,et al.  A compact low-power 3D I/O in 45nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[8]  Eby G. Friedman,et al.  Three-dimensional Integrated Circuit Design , 2008 .

[9]  Shahriar Mirabbasi,et al.  A 25–35 GHz Neutralized Continuous Class-F CMOS Power Amplifier for 5G Mobile Communications Achieving 26% Modulation PAE at 1.5 Gb/s and 46.4% Peak PAE , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Partha Pratim Pande,et al.  Energy-efficient and robust 3D NoCs with contactless vertical links (Invited paper) , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[11]  Tony Tae-Hyoung Kim,et al.  A 3-Gb/s/ch Simultaneous Bidirectional Capacitive Coupling Transceiver for 3DICs , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.