Electrical characteristics and short-channel effect of c-axis aligned crystal indium gallium zinc oxide transistor with short channel length

A channel length of a c-axis aligned crystal indium gallium zinc oxide (CAAC-IGZO) transistor having low off-state current at a yA/?m level was decreased to 100 nm, and the electrical characteristics and short-channel effect of the CAAC-IGZO transistor were researched. As a result, we found that, in the CAAC-IGZO transistor with L = 100 nm, even with a gate insulator film having an equivalent oxide thickness (EOT) = 11 nm, an extremely small off-state current of 380 yA/?m at 85 ?C is maintained, in addition channel length dependence of the electrical characteristics is hardly seen. Favorable values of characteristics of the CAAC-IGZO transistor can be obtained, such as subthreshold slope (SS) = 77 mV/dec, drain induced barrier lowering (DIBL) = 73 mV/V, threshold voltage (Vth) = 0.65 V, and on-state current (Ion) = 65 ?A/?m. These results suggest the possibility that the CAAC-IGZO transistor can be applied to an LSI in a deep submicron region.

[1]  Jun Koyama,et al.  1Mb Non-Volatile Random Access Memory Using Oxide Semiconductor , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[2]  Noboru Kimizuka,et al.  Spinel, YbFe2O4, and Yb2Fe3O7 types of structures for compounds in the In2O3 and Sc2O3A2O3BO systems [A: Fe, Ga, or Al; B: Mg, Mn, Fe, Ni, Cu, or Zn] at temperatures over 1000°C , 1985 .

[3]  Masashi Tsubuku,et al.  Single crystalline In–Ga–Zn oxide films grown from c-axis aligned crystalline materials and their transistor characteristics , 2014 .

[4]  Masashi Tsubuku,et al.  16.1: Negative‐Bias Photodegradation Mechanism in InGaZnO TFT , 2013 .

[5]  Hiroyuki Miyake,et al.  9.1: WITHDRAWN: 9.2: New Threshold Voltage Compensation Pixel Circuits in 13.5‐inch Quad Full High Definition OLED Display of Crystalline In‐Ga‐Zn‐Oxide FETs , 2012 .

[6]  U-In Chung,et al.  180nm gate length amorphous InGaZnO thin film transistor for high density image sensor applications , 2010, 2010 International Electron Devices Meeting.

[7]  J. Koyama,et al.  28.2: Color Sequential LC Display Using High Reliable Oxide Semiconductors with Monochrome Electronic Paper Function , 2011 .

[8]  Jun Koyama,et al.  15.1: Research, Development, and Application of Crystalline Oxide Semiconductor , 2012 .

[9]  H. Ohta,et al.  Thin-Film Transistor Fabricated in Single-Crystalline Transparent Oxide Semiconductor , 2003, Science.

[10]  Jun Koyama,et al.  Evaluation of Off-State Current Characteristics of Transistor Using Oxide Semiconductor Material, Indium–Gallium–Zinc Oxide , 2012 .

[11]  Eunha Lee,et al.  Short Channel Characteristics of Gallium–Indium–Zinc–Oxide Thin Film Transistors for Three-Dimensional Stacking Memory , 2008, IEEE Electron Device Letters.

[12]  S. Yamazaki,et al.  52.3: Development of Back‐channel‐etched TFT Using C‐Axis Aligned Crystalline In‐Ga‐Zn‐Oxide , 2013 .

[13]  Jun Koyama,et al.  Novel Application of Crystalline Indium-Gallium-Zinc-Oxide Technology to LSI: Dynamically Reconfigurable Programmable Logic Device Based on Multi-Context Architecture , 2013 .

[14]  Hideo Hosono,et al.  Carrier transport in transparent oxide semiconductor with intrinsic structural randomness probed using single-crystalline InGaO3(ZnO)5 films , 2004 .

[15]  Jun Koyama,et al.  Processor with 4.9-μs break-even time in power gating using crystalline In-Ga-Zn-oxide transistor , 2013, 2013 IEEE COOL Chips XVI.

[16]  Jun Koyama,et al.  Nonvolatile Memory With Extremely Low-Leakage Indium-Gallium-Zinc-Oxide Thin-Film Transistor , 2012, IEEE Journal of Solid-State Circuits.

[17]  Jun Koyama,et al.  A 3bit/cell nonvolatile memory with crystalline In-Ga-Zn-O TFT , 2013, 2013 5th IEEE International Memory Workshop.

[18]  Jun Koyama,et al.  50.2: High Reliable In‐Ga‐Zn‐Oxide FET Based Electronic Global Shutter Sensors for In‐Cell Optical Touch Screens and Image Sensors , 2011 .

[19]  Yoshiaki Oikawa,et al.  43.4: Low Power LC Display Using In‐Ga‐Zn‐Oxide TFTs Based on Variable Frame Frequency , 2010 .

[20]  Seiichiro Higashi,et al.  Solid State Devices and Materials , 2020, Japanese Journal of Applied Physics.

[21]  Hideo Hosono,et al.  Defect passivation and homogenization of amorphous oxide thin-film transistor by wet O2 annealing , 2008 .

[22]  Yiming Li,et al.  DC baseband and high-frequency characteristics of a silicon nanowire field effect transistor circuit , 2009 .

[23]  T. Endoh,et al.  Low-frequency noise reduction in vertical MOSFETs having tunable threshold voltage fabricated with 60 nm CMOS technology on 300 mm wafer process , 2015 .

[24]  Hiroyuki Miyake,et al.  67.3: New Driving Method for Reducing Eye Strain Technology (REST) in Displaying Still Image Using CAAC IGZO LC Display , 2013 .

[25]  M. J. Manfra,et al.  20–80nm Channel length InGaAs gate-all-around nanowire MOSFETs with EOT=1.2nm and lowest SS=63mV/dec , 2012, 2012 International Electron Devices Meeting.

[26]  H. Inoue,et al.  DRAM Using Crystalline Oxide Semiconductor for Access Transistors and Not Requiring Refresh for More Than Ten Days , 2012, 2012 4th IEEE International Memory Workshop.

[27]  Hiroyuki Miyake,et al.  49.4: High‐definition Top‐emitting AMOLED Display with Highly Reliable Oxide Semiconductor Field Effect Transistors , 2011 .

[28]  V. Narayanan,et al.  Device design considerations for ultra-thin SOI MOSFETs , 2003, IEEE International Electron Devices Meeting 2003.

[29]  Mansun Chan,et al.  Threshold voltage model for deep-submicrometer fully depleted SOI MOSFET's , 1995 .