Design of a CMOS 1.8V low voltage differential signaling receiver

The design of a 1.8V LVDS receiver operating at a maximum speed of 700Mbits/sec is presented. The receiver is designed to accept LVDS signals from 3.3V, 2.5V, or 1.8V systems and converts it to a 1.8V digital data. The design was completed on a 0.24/spl mu/m CMOS process and complying with the industry standard of /spl plusmn/10% power supply variations over a temperature range from -40/spl deg/C to +85/spl deg/C. At the nominal supply voltage of 1.8V and operating at maximum speed the receiver consumes less than 6.5mW.

[1]  J. M. Benedetto,et al.  High-speed data transmission for spaceborne applications , 2001, 2001 IEEE Radiation Effects Data Workshop. NSREC 2001. Workshop Record. Held in conjunction with IEEE Nuclear and Space Radiation Effects Conference (Cat. No.01TH8588).

[2]  P. M. Chau,et al.  A 622 MHz stand-alone LVDS driver pad in 0.18-/spl mu/m CMOS , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).