The impact of battery capacity and memory bandwidth on CPU speed-setting: a case study

The purpose of this paper is to report the power and performance of an application on a real system as the CPU frequency varies. Previous work in CPU speed-setting considered only the power of the CPU and only CPU's that vary supply voltage with frequency. This work takes a broader approach, considering total system power, battery capacity and main memory bandwidth. The results, which are up to a factor of four less than ideal, show that all three must be considered when setting the CPU speed, whether the speed is fixed at a single value or varied dynamically during operation.

[1]  Marc Doyle,et al.  The Use of Mathematical-Modeling in the Design of Lithium Polymer Battery Systems , 1995 .

[2]  Marc Doyle,et al.  A quick method of measuring the capacity versus discharge rate for a dual lithium-ion insertion cell undergoing cycling , 1994 .

[3]  Susan L. Graham,et al.  Gprof: A call graph execution profiler , 1982, SIGPLAN '82.

[4]  F. Frances Yao,et al.  A scheduling model for reduced CPU energy , 1995, Proceedings of IEEE 36th Annual Foundations of Computer Science.

[5]  Lance M. Berc,et al.  Continuous profiling: where have all the cycles gone? , 1997, ACM Trans. Comput. Syst..

[6]  Anant Agarwal,et al.  Analysis of cache performance for operating systems and multiprogramming , 1989, The Kluwer international series in engineering and computer science.

[7]  Daniel P. Siewiorek,et al.  A power metric for mobile systems , 1996, ISLPED.

[8]  Trevor Pering,et al.  Energy Efficient Voltage Scheduling for Real-Time Operating Systems , 1998 .

[9]  Trevor N. Mudge,et al.  Instruction fetching: Coping with code bloat , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.

[10]  Trevor York,et al.  Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .

[11]  Scott Shenker,et al.  Scheduling for reduced CPU energy , 1994, OSDI '94.

[12]  Marc A. Viredaz.  The Itsy Pocket Computer Version 1.5: User's Manual , 1999 .

[13]  Hal Wasserman,et al.  Comparing algorithm for dynamic speed-setting of a low-power CPU , 1995, MobiCom '95.

[14]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[15]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme for low-power high-speed CMOS digital design , 1998, IEEE J. Solid State Circuits.