Parallel Processing Preliminaries

Parallel processing is viewed as a way to overcome the limitations of single-processor systems. Two distinct styles of parallel computing are emerging. One method uses an array of cooperating processors, suitably synchronized by a clocking mechanism, such that each develops a part of the solution that it shares with other neighbors. The other method uses neural networks and is a radically different way of parallel processing. These networks are interconnections of analog computing elements that cooperatively evolve toward a configuration, interpreted as a solution to the problem. There is no clock and the time evolution of the network follows a trajectory described by a set of differential equations. Such computation, that will perhaps mimic the behavior of the human brain, may be the way of the future [13].

[1]  Prathima Agrawal Concurrency and Communication in Hardware Simulators , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  E. V. Krishnamurthy,et al.  Parallel processing - principles and practice , 1989, International computer science series.

[3]  Vivek Sarkar,et al.  Partitioning and Scheduling Parallel Programs for Multiprocessing , 1989 .

[4]  Vishwani D. Agrawal,et al.  Performance estimation in a massively parallel system , 1990, Proceedings SUPERCOMPUTING '90.

[5]  Richard M. Fujimoto,et al.  Parallel discrete event simulation , 1990, CACM.

[6]  Branko Soucek,et al.  Neural and massively parallel computers - the sixth generation , 1988 .

[7]  Vishwani D. Agrawal,et al.  Logic simulation and parallel processing , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[8]  Alan H. Karp,et al.  Measuring parallel processor performance , 1990, CACM.

[9]  David A. Padua,et al.  Dependence graphs and compiler optimizations , 1981, POPL '81.

[10]  K.-T. Cheng,et al.  Fault simulation in a pipelined multiprocessor system , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[11]  Prathima Agrawal,et al.  A hardware logic simulation system , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..