AREA optimized low power arithmetic and logic unit

In this paper, we proposed a low power 1-bit full adder (FA) with 10-transistors and this is used in the design ALU. Various 16-bit ALUs are designed and compared. By using low power 1-bit full adder in the implementation of ALU, the power and area are greatly reduced to more than 70% compared to conventional design and 30% compared to transmission gates. So, the design is attributed as an area efficient and low power ALU. This design does not compromise for the speed as the delay of the full adder is minimized thus the overall delay. The leakage power of the design is also reduced by designing the full adder with less number of power supply to ground connections. In fact, power considerations have been the ultimate design criteria in special portable applications. For large number of computations, efficient ALU is to be designed for minimum area and low-power without compromising the high speed.

[1]  Odysseas Koufopavlou,et al.  A comparative study of CMOS circuit design styles for low-power high-speed VLSI circuits , 1998 .

[2]  Lizy Kurian John,et al.  A novel low power energy recovery full adder cell , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[3]  Shih-Wei Sun,et al.  Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[4]  Shih-Wei Sun,et al.  Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation , 1995 .

[5]  Yuke Wang,et al.  Design and analysis of 10-transistor full adders using novel XOR-XNOR gates , 2000, WCC 2000 - ICSP 2000. 2000 5th International Conference on Signal Processing Proceedings. 16th World Computer Congress 2000.

[6]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[7]  Mohamed I. Elmasry,et al.  Low-Power Digital VLSI Design: Circuits and Systems , 1995 .

[8]  Trevor York,et al.  Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .

[9]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[10]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.

[11]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[12]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[13]  T. Yamanaka,et al.  A 1.5 ns 32 b CMOS ALU in double pass-transistor logic , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.