论文信息 - Dealing with noise margins in high-speed voltage-mode signaling - 字舞流文

Dealing with noise margins in high-speed voltage-mode signaling

P. Olivo | A. Bogliolo

[1] R. Jacob Baker,et al. CMOS Circuit Design, Layout, and Simulation , 1997 .

[2] F. Caignet,et al. The challenge of signal integrity in deep-submicrometer CMOS technology , 2001, Proc. IEEE.