An Experimental Study on Latch Up Failure of CMOS LSI

As the CMOS LSI advances, ESD/latch-up problem is becoming more serious problem as a weakness of CMOS LSI structure. For the first step of our research, we analyze ESD/latch-up fault with actual measurement data in order to cope with this problem.