A high I/O reconfigurable crossbar switch

A crossbar switch with 928 inputs and 928 outputs is presented. Switching elements are constructed using logic in the routing fabric. This approach yields a 16/spl times/ improvement in logic density compared with using conventional logic. Normally, the routing is fixed. However, in FPGAs (field programmable gate arrays), the interconnection is defined by the state of SRAM configuration cells, which are dynamically modifiable. Therefore, the switch is implemented on an FPGA using partial configuration to modify routing resources during operation. All paths are synchronously clocked at 155.5 MHz, creating a total throughput of 144.3 Gbits/s. to maintain constant clock latency across all paths, partially configurable delay registers are used. Finally, the partial reconfiguration controller is implemented in hardware to enable fast switch updates.

[1]  Brad L. Hutchings,et al.  JHDL-an HDL for reconfigurable systems , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[2]  Mark Jones,et al.  A run-time reconfigurable plug-in for the Winamp MP3 player , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[3]  Kyusun Choi,et al.  VLSI implementation of a 256*256 crossbar interconnection network , 1992, Proceedings Sixth International Parallel Processing Symposium.

[4]  Brad L. Hutchings,et al.  Improving functional density using run-time circuit reconfiguration [FPGAs] , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Patrick Lysaght,et al.  Configuration controller synthesis for dynamically reconfigurable systems , 1996 .

[6]  Scott McMillan,et al.  Partial Run-Time Reconfiguration Using JRTR , 2000, FPL.

[7]  Steven A. Guccione,et al.  A Reconfigurable Content Addressable Memory , 2000, IPDPS Workshops.

[8]  Steven A. Guccione,et al.  XBI: a Java-based interface to FPGA hardware , 1998, Other Conferences.

[9]  Scott F. Midkiff,et al.  A stream-based reconfigurable router prototype , 1999, 1999 IEEE International Conference on Communications (Cat. No. 99CH36311).

[10]  Vinita Singhal,et al.  High-Speed Buffered Crossbar Switch Design Using Virtex-EM Devices , 2000 .

[11]  Eric Lemoine,et al.  Run time reconfiguration of FPGA for scanning genomic databases , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[12]  Herman Schmit.  Incremental reconfiguration for pipelined applications , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[13]  Cameron D. Patterson.  High Performance DES Encryption in Virtex(tm) FPGAs Using Jbits(tm) , 2000 .