On the interaction between power-aware FPGA CAD Algorithms