Event-EMU: an event driven timing simulator for MOS VLSI circuits

An event-driven approach to MOS timing simulation is presented, which has proved to be more efficient and reliable than time-step-based methods. The MOS network is statically partitioned into groups of strongly coupled nodes called regions. Regions are scheduled for evaluation using a priority event queue. Events are predictions of the time at which nodes within a region will change by more than a voltage threshold. Region evaluation is performed using a single modeling step followed by linear relaxation. The simulator has been used to verify the timing and functionality of a number of large (>500 K transistors) VLSI chips. Performance is 2-5 times faster than time-step-based methods and 200-300 times faster than circuit simulation.<<ETX>>

[1]  Neil Weste,et al.  FUNCTIONAL VERIFICATION IN AN INTERACTIVE SYMBOLIC IC DESIGN ENVIRONMENT , 1981 .

[2]  Robert K. Brayton,et al.  XPSim: a MOS VLSI simulator , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[3]  Chin-Fu Chen,et al.  A Fast-Timing Simulator for Digital MOS Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Basant R. Chawla,et al.  Motis - an mos timing simulator , 1975 .

[5]  S. R. Nassif,et al.  CINNAMON: Coupled Integration and Nodal Analysis of MOS Networks , 1986, DAC 1986.

[6]  Bing J. Sheu,et al.  BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .

[7]  A. Richard Newton,et al.  Electrical-logic simulation and its applications , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  A. Sangiovanni-Vincentelli,et al.  RELAX: A New Circuit Simulator for Large Scale MOS Integrated Circuits , 1982, 19th Design Automation Conference.