A New Direction for Computer Architecture Research

In the past few years, two important trends have evolved that could change the shape of computing: multimedia applications and portable electronics. Together, these trends will lead to a personal mobile-computing environment, a small device carried all the time that incorporates the functions of the pager, cellular phone, laptop computer, PDA, digital camera, and video game. The microprocessor needed for these devices is actually a merged general-purpose processor and digital-signal processor, with the power budget of the latter. Yet for almost two decades, architecture research has focused on desktop or server machines. We are designing processors of the future with a heavy bias toward the past. To design successful processor architectures for the future, we first need to explore future applications and match their requirements in a scalable, cost-effective way. The authors describe Vector IRAM, an initial approach in this direction, and challenge others in the very successful computer architecture community to investigate architectures with a heavy bias for the future.

[1]  James E. Smith,et al.  Trace Processors: Moving to Fourth-Generation Microarchitectures , 1997, Computer.

[2]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[3]  Jennifer Eyre,et al.  DSP Processors Hit the Mainstream , 1998, Computer.

[4]  Mary Shaw,et al.  Innovation and Obstacles: the Future of Computing , 1998, Computer.

[5]  D. Burger,et al.  Billion-Transistor Architectures , 1997, Computer.

[6]  Vivek Sarkar,et al.  Baring It All to Software: Raw Machines , 1997, Computer.

[7]  Hesham El-Rewini,et al.  Keeping Pace with an Information Society , 1997, Computer.

[8]  Kimberly Keeton,et al.  Performance Characterization of the Quad Pentium Pro SMP Using OLTP , 1999 .

[9]  David A. Patterson,et al.  Computer architecture (2nd ed.): a quantitative approach , 1996 .

[10]  David A. Patterson,et al.  Performance characterization of a Quad Pentium Pro SMP using OLTP workloads , 1998, ISCA.

[11]  Dean M. Tullsen,et al.  Simultaneous multithreading: a platform for next-generation processors , 1997, IEEE Micro.

[12]  Yale N. Patt,et al.  One Billion Transistors, One Uniprocessor, One Chip , 1997, Computer.

[13]  Mikko H. Lipasti,et al.  Superspeculative Microarchitecture for Beyond AD 2000 , 1997, Computer.

[14]  Joseph L. Hellerstein,et al.  The intelligent disk (idisk): a revolutionary approach to database computing infrastucture , 1998 .

[15]  Ted G. Lewis Information Appliances: Gadget Netopia , 1998, Computer.

[16]  Gordon Bell,et al.  The Revolution Yet to Happen , 1998, ArXiv.

[17]  Brad Burgess,et al.  Challenges and Trends in Processor Design , 1998, Computer.

[18]  Noah Treuhaft,et al.  Scalable Processors in the Billion-Transistor Era: IRAM , 1997, Computer.

[19]  Doug Matzke,et al.  Will Physical Scalability Sabotage Performance Gains? , 1997, Computer.

[20]  Kunle Olukotun,et al.  A Single-Chip Multiprocessor , 1997, Computer.

[21]  Trevor N. Mudge,et al.  Strategic directions in computer architecture , 1996, CSUR.

[22]  Liam Goudge,et al.  Thumb: reducing the cost of 32-bit RISC performance in portable and consumer applications , 1996, COMPCON '96. Technologies for the Information Superhighway Digest of Papers.

[23]  Josep Torrellas,et al.  The memory performance of DSS commercial workloads in shared-memory multiprocessors , 1997, Proceedings Third International Symposium on High-Performance Computer Architecture.

[24]  Pradeep K. Dubey,et al.  How Multimedia Workloads Will Change Processor Design , 1997, Computer.

[25]  James R. Goodman,et al.  Billion-Transistor Architectures - Guest Editors' Introduction. , 1997 .