Numerical simulation of electro-migration failure of copper-filled via holes in ULSI interconnects

By using three-dimension finite element modeling simulation of the current density, the temperature and its gradient distribution in a copper-filled via hole structure was carried out. Then we compared the distributions in the via holes with different barrier materials. Also, via holes with the same barrier material but different obliquity were simulated. The result shows that through optimization of the via hole obliquity, and selection of the barrier material, the reliability of ULSI can be improved.

[1]  S.C. Sun,et al.  Process technologies for advanced metallization and interconnect systems , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[2]  S. Wong,et al.  Kinetics of copper drift in low-/spl kappa/ polymer interlevel dielectrics , 1999 .

[3]  S. Das,et al.  A high performance 1.8 V, 0.20 /spl mu/m CMOS technology with copper metallization , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[4]  J. J. Clement,et al.  Finite element numerical modeling of currents in VLSI interconnects , 1990, Seventh International IEEE Conference on VLSI Multilevel Interconnection.

[5]  P. Roper,et al.  Full copper wiring in a sub-0.25 /spl mu/m CMOS ULSI technology , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[6]  Alvin Leng Sun Loke,et al.  Electrical Reliability of Cu and Low- K Dielectric Integration , 1998 .