Fast image generation of construcitve solid geometry using a cellular array processor

A general purpose Cellular Array Processor(CAP) with distributed frame buffers for fast parallel subimage generation has been developed. CAP consists of many processor elements called cells. A cell has video memory for subimage storage, a window controller to map each subimage to an area on the monitor screen, and communication devices, in addition to ordinary microcomputer components such as MPU, RAM, and ROM. Image data in a cell is directly displayed via the video bus. The mapping pattern and the position on the screen of subimages can be changed dynamically. Various hidden surface algorithms can be implemented in CAP using mapping patterns appropriate for the algorithm.Our goal is an efficient interactive visual solid modeler. We adopted a general CSG hidden surface algorithm that enables display of both Boundary representation and Constructive Solid Geometry. A technique for hidden surface removal of general CSG models, requiring less memory space for large models in many cases, has been proposed. This technique subdivides the model into submodels by dividing the CSG tree at union nodes. Imagse of each submodel are generated by a CSG or a z-buffer algorithm. If a submodel is just a primitive, it is processed by the z-buffer algorithm, otherwise by the CSG algorithm. Hidden surface removal between submodels is done by comparing the z values for each pixel which are saved in the z-buffer.

[1]  Frederic I. Parke,et al.  Simulation and expected performance analysis of multiple processor Z-buffer systems , 1980, SIGGRAPH '80.

[2]  Requicha,et al.  Solid Modeling: A Historical Summary and Contemporary Assessment , 1982, IEEE Computer Graphics and Applications.

[3]  Isao Shirakawa,et al.  Links-1 - a parallel pipelined multimicrocomputer system for image creation , 1983, ISCA '83.

[4]  James D. Foley,et al.  Fundamentals of interactive computer graphics , 1982 .

[5]  Paul J. Leach,et al.  The Architecture and Applications of the Apollo Domain , 1984, IEEE Computer Graphics and Applications.

[6]  Turner Whitted,et al.  An improved illumination model for shaded display , 1979, CACM.

[7]  Satoshi Sekiguchi,et al.  Highly Parallel Processor Array "PAX" for Wide Scientific Applications , 1983, ICPP.

[8]  Gary A. Crocker.  Invisibility coherence for faster scan-line hidden surface algorithms , 1984, SIGGRAPH.

[9]  Peter R. Atherton,et al.  A scan-line hidden surface removal procedure for constructive solid geometry , 1983, SIGGRAPH.

[10]  Michael Kaplan,et al.  Parallel processing techniques for hidden surface removal , 1979, SIGGRAPH '79.

[11]  Mark A. Z. Dippé,et al.  An adaptive subdivision algorithm and parallel architecture for realistic image synthesis , 1984, SIGGRAPH.

[12]  Larry Rudolph,et al.  A parallel scan conversion algorithm with anti-aliasing for a general-purpose ultracomputer , 1983, SIGGRAPH.

[13]  Henry Fuchs,et al.  An expandable multiprocessor architecture for video graphics (Preliminary Report) , 1979, ISCA '79.

[14]  Scott D. Roth,et al.  Ray casting for modeling solids , 1982, Comput. Graph. Image Process..

[15]  Yoshiro Imai,et al.  A parallel processor system for three-dimensional color graphics , 1984, SIGGRAPH.