High-performance analog module generation using nonlinear optimization

A methodology for accurately sizing analog circuits in short channel CMOS processes is presented. In this method the authors formulate analog circuit design as a constrained nonlinear optimization problem. They pay particular attention to power supply rejection (PSR), because of its importance in mixed analog-digital systems, and study tradeoffs between PSR and other performance parameters.<<ETX>>