An efficient method for parallel CRC automatic generation

The State Transition Equation (STE) based method to automatically generate the parallel CRC circuits for any generator polynomial or required amount of parallelism is presented. The parallel CRC circuit so generated is partially optimized before being fed to synthesis tools and works properly in our LAN transceiver. Compared with the cascading method, the proposed method gives better timing results and significantly reduces the synthesis time, in particular.

[1]  Tenkasi V. Ramabadran,et al.  A tutorial on CRC computations , 1988, IEEE Micro.

[2]  Michael Sprachmann.  Automatic generation of parallel CRC circuits , 2001, IEEE Design & Test of Computers.

[3]  Dilip V. Sarwate.  Computation of cyclic redundancy checks via table look-up , 1988, CACM.

[4]  T. Matsushima,et al.  Parallel Encoder and Decoder Architecture for Cyclic Codes , 1996 .

[5]  Charles A. Zukowski,et al.  High-speed parallel CRC circuits in VLSI , 1992, IEEE Trans. Commun..

[6]  Aram Perez,et al.  Byte-Wise CRC Calculations , 1983, IEEE Micro.

[7]  Ying Jing.  Research on computer-aided prototyping system and software evolution , 2000 .

[8]  René J. Glaise,et al.  Fast CRC calculation , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.