Layout-Based Refined NPSF Model for DRAM Characterization and Testing

As dynamic random access memories (DRAMs) are becoming denser with technology scaling, more complex fault behaviors emerge; examples are leakage, coupling effects, and cell neighborhoods interaction. The neighborhood pattern sensitive fault (NPSF) model is suitable to address such faulty behaviors and identify them during the characterization and/or test of new DRAM chips. However, NPSF test algorithms are extremely time-consuming and therefore not economically affordable. In this brief, we show how layout information can be used to refine and significantly simplify the NPSF model and reduce the test time complexity. As a case study, the folded DRAM array is considered. A realistic NPSF model, the Δ-type neighborhood, is introduced together with a time efficient test algorithm which is more than two-times cheaper than traditional ones. Even when incorporating bit-line influence and word-line coupling effects, along with NPSFs, the test algorithm time complexity almost remains unaltered. Therefore, the proposed approach makes NPSF testing economically affordable, and hence, suitable for the characterization/test of dense DRAMs in the nanoera.

[1]  Rei-Fu Huang,et al.  Fault models for embedded-DRAM macros , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[2]  Rei-Fu Huang,et al.  Testing Methodology of Embedded DRAMs , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Sungho Kang,et al.  A NOVEL SCREEN-ABILITY ESTIMATION METHODOLOGY FOR DRAM WITH A TEST ALGORITHM SIMULATOR: FS5 , 2010 .

[4]  Pinaki Mazumder,et al.  Testing and Testable Design of High-Density Random-Access Memories , 1996 .

[5]  Dong-Sun Min,et al.  Multiple twisted data line techniques for coupling noise reduction in embedded DRAMs , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[6]  Jong Kim,et al.  Parallely testable design for detection of neighborhood pattern sensitive faults in high density DRAMs , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  Stephan Freytag.  Power Management Of Digital Circuits In Deep Sub Micron Cmos Technologies , 2016 .

[8]  Cheng-Wen Wu,et al.  Neighborhood pattern-sensitive fault testing and diagnostics for random-access memories , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Said Hamdioui,et al.  Optimizing Test Length for Soft Faults in DRAM Devices , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[10]  Yu-Jen Huang,et al.  Testing ternary content addressable memories with active neighbourhood pattern-sensitive faults , 2007, IET Comput. Digit. Tech..

[11]  Yiorgos Tsiatouhas,et al.  Physical design oriented DRAM Neighborhood Pattern Sensitive Fault testing , 2009, 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[12]  T. Noguchi,et al.  Fully compatible integration of high density embedded DRAM with 65nm CMOS technology (CMOS5) , 2003, IEEE International Electron Devices Meeting 2003.

[13]  Brent Keeth,et al.  DRAM Circuit Design: A Tutorial , 2000 .

[14]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[15]  Dipanwita Roy Chowdhury,et al.  A programmable built-in self-test for embedded DRAMs , 2005, 2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05).

[16]  Said Hamdioui,et al.  New data-background sequences and their industrial evaluation for word-oriented random-access memories , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Yu-Jen Huang,et al.  Testing Active Neighborhood Pattern-Sensitive Faults of Ternary Content Addressable Memories , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[18]  Robert H. Dennard,et al.  Challenges and future directions for the scaling of dynamic random-access memory (DRAM) , 2002, IBM J. Res. Dev..

[19]  Emil Gizdarski.  Built-in self-test for folded bit-line Mbit DRAMs , 1996, Integr..

[20]  Samiha Mourad,et al.  Crosstalk in Deep Submicron DRAMs , 2000, MTDT.

[21]  Kewal K. Saluja,et al.  A built-in self-test algorithm for row/column pattern sensitive faults in RAMs , 1990 .

[22]  Sang-Bock Cho,et al.  An Efficient Built-in Self-Test Algorithm for Neighborhood Pattern- and Bit-Line-Sensitive Faults in High-Density Memories , 2004 .