A 0.65-ns, 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM

An ultrahigh-speed 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM with 0.65-ns address-access time, 0.80-ns write-pulse width, and 30.24-/spl mu/m/sup 2/ memory cells has been developed using 0.3-/spl mu/m BiCMOS technology. Two key techniques for achieving ultrahigh speed are an ECL decoder/driver circuit with a BiCMOS inverter and a write-pulse generator with a replica memory cell. These circuit techniques can reduce access time and write-pulse width of the 72-kb RAM macro to 71% and 58% of those of RAM macros with conventional circuits. In order to reduce crosstalk noise for CMOS memory-cell arrays driven at extremely high speeds, a twisted bit-line structure with a normally on MOS equalizer is proposed. These techniques are especially useful for realizing ultrahigh-speed, high-density SRAM's, which have been used as cache and control storages in mainframe computers. >

[1]  Kunihiko Yamaguchi,et al.  High-speed sensing techniques for ultrahigh-speed SRAMs , 1992 .

[2]  Yasuo Ohmori,et al.  BiCMOS circuit technology for a high speed SRAM , 1987, 1987 Symposium on VLSI Circuits.

[3]  Ching-Te Chuang,et al.  A 1.2 ns/1 ns 1 K*16 ECL dual-port cache RAM , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  Masanori Odaka,et al.  A 512 kb/5 ns BiCMOS RAM with 1 kG/150 ps logic gate array , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[5]  Hiep V. Tran,et al.  An 8ns Battery Back-Up Submicron Bicmos 256k Ecl Sram , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[6]  J. Yamada,et al.  Fast-access BiCMOS SRAM architecture with a VSS generator , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[7]  H. Tanaka,et al.  An Experimental 16mb Dram with Transposed Data-Line Structure , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[8]  Kenji Anami,et al.  New decoding architecture to reduce peak current and its implementation to 4 M ECL SRAM , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[9]  Youji Idei,et al.  Noise reduction techniques for an ECL-CMOS RAM with a 2 ns write cycle time , 1992, Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting.

[10]  Y. Ito,et al.  A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[11]  H. Kato,et al.  A 9 ns 4 Mb BiCMOS SRAM with 3.3 V operation , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  Stanley E. Schuster,et al.  A 128k 6.5 ns access/5 ns cycle CMOS ECL static RAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[13]  Kenichi Ohhata,et al.  An experimental soft-error immune 64-Kb 3 ns ECL bipolar RAM , 1988, Proceedings of the 1988 Bipolar Circuits and Technology Meeting,.

[14]  T. Yamazaki,et al.  A 6 ns 4 Mb ECL I/O BiCMOS SRAM with LV-TTL mask option , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[15]  Yuen Chan,et al.  A 3ns 32K bipolar RAM , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[16]  Y. Maki,et al.  A 6.5 ns 1 Mb BiCMOS ECL SRAM , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[17]  K. Nakamura,et al.  A 5 ns 1 Mb ECL BiCMOS SRAM , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[18]  Katsuhiko Sato,et al.  An 8 ns 1 Mb ECL BiCMOS SRAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[19]  H. Hidaka,et al.  A Twisted Bit Line Technique for Multi-Mb Drams , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[20]  Kunihiko Yamaguchi,et al.  A 1.5-ns access time, 78- mu m/sup 2/ memory-cell size, 64-kb ECL-CMOS SRAM , 1992 .

[21]  Kunihiko Yamaguchi,et al.  A 1.5 ns 256 kb BiCMOS SRAM with 11 k 60 ps logic gates , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[22]  Kunihiko Yamaguchi,et al.  An experimental soft-error-immune 64-kbit 3-ns ECL bipolar RAM , 1989 .

[23]  R. L. Franch,et al.  A 6.2 ns 64Kb CMOS RAM with ECL interfaces , 1988, Symposium 1988 on VLSI Circuits.

[24]  Satoru Isomura,et al.  A 36 kb/2 ns RAM with 1 kG/100 ps logic gate array , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[25]  Rajiv V. Joshi,et al.  A 2ns Cycle, 4ns Access 512kb CMOS ECL SRAM , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[26]  Makoto Suzuki,et al.  A 7ns/350mW 64K ECL compatible RAM , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[27]  Makoto Suzuki,et al.  A 3.5 ns, 500 mW 16 kb BiCMOS ECL RAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[28]  Youji Idei,et al.  A 1.5ns, 64kb ECL-CMOS SRAM , 1991, 1991 Symposium on VLSI Circuits.

[29]  Richard A. Chapman,et al.  An 8 ns BiCMOS 1 Mb ECL SRAM with a configurable memory array size , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.