Digital CMOS IC's in 6H-SiC operating on a 5-V power supply

A CMOS technology in 6H-SiC utilizing an implanted p-well process is developed. The p-wells are fabricated by implanting boron ions into an n-type epilayer. PMOS devices are fabricated on an n-type epilayer while the NMOS devices are fabricated on implanted p-wells using a thermally grown gate oxide. The resulting NMOS devices have a threshold voltage of 3.3 V while the PMOS devices have a threshold voltage of -4.2 V at room temperature. The effective channel mobility is around 20 cm/sup 2//Vs for the NMOS devices and around 7.5 cm/sup 2//Vs for the PMOS devices. Several digital circuits, such as inverters, NAND's, NOR's, and 11-stage ring oscillators are fabricated using these devices and exhibited stable operation at temperatures ranging from room temperature to 300/spl deg/C. These digital circuits are the first CMOS circuits in 6H-SiC to operate with a 5-V power supply for temperatures ranging from room temperature up to 300/spl deg/C.

[1]  John W. Palmour,et al.  High temperature enhancement-mode NMOS and PMOS devices and circuits in 6H-SiC , 1995, 1995 53rd Annual Device Research Conference Digest.

[2]  R. Pierret.  Field effect devices , 1983 .

[3]  M. Melloch,et al.  THE EFFECT OF THERMAL PROCESSING ON POLYCRYSTALLINE SILICON/SIO2/6H-SIC METAL-OXIDE-SEMICONDUCTOR DEVICES , 1996 .

[4]  S. R. Smith,et al.  Electronic properties of boron in p-type bulk 6H-SiC , 1996 .

[5]  I. Pfaffeneder,et al.  Breakdown field in vapor‐grown silicon carbide p‐n junctions , 1977 .

[6]  M. Melloch,et al.  Comparison of thermally oxidized metal–oxide–semiconductor interfaces on 4H and 6H polytypes of silicon carbide , 1996 .

[7]  Michael R. Melloch,et al.  Characteristics of inversion-channel and buried-channel MOS devices in 6H-SiC , 1994 .

[8]  M. Melloch,et al.  Monolithic CMOS digital integrated circuits in 6H-SiC using an implanted p-well process , 1997, IEEE Electron Device Letters.

[9]  M. Melloch,et al.  Monolithic NMOS digital integrated circuits in 6H-SiC , 1994, IEEE Electron Device Letters.

[10]  M. Melloch,et al.  High-voltage double-implanted power MOSFET's in 6H-SiC , 1997, IEEE Electron Device Letters.

[11]  T. Sigmon,et al.  Empirical depth profile simulator for ion implantation in 6Hα‐SiC , 1995 .

[12]  P. Morfouli,et al.  High temperature silicon carbide MOSFETs with very low drain leakage current , 1994 .

[13]  John W. Palmour,et al.  Improved oxidation procedures for reduced SiO2/SiC defects , 1996 .

[14]  F. S. Shoucair,et al.  6H silicon carbide MOSFET modelling for high temperature analogue integrated circuits (25–500°C) , 1996 .

[15]  R. Pierret,et al.  Advanced semiconductor fundamentals , 1987 .

[16]  Daniel W. Dobberpuhl,et al.  The design and analysis of VLSI circuits , 1985 .

[17]  T. Chow,et al.  Comparison of aluminum- and boron-implanted vertical 6H-SiC p+n junction diodes , 1998 .

[18]  S. Ryu.  Development of CMOS technology for smart power applications in silicon carbide , 1997 .

[19]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[20]  Michael R. Melloch,et al.  Characterization and optimization of the SiO2/SiC metal-oxide semiconductor interface , 1995 .

[21]  Gregory M. Johnson,et al.  Demonstration of a 6H-SiC CMOS technology , 1996, 1996 54th Annual Device Research Conference Digest.