A description is given of a general-purpose, highly parallel, cellular array processor (CAP) featuring multiple-instruction-stream multiple-data-stream (MIMD) processing and image display. Processor elements can number in the several hundreds; the present system uses 256 processors. Each processor element consists of a general-purpose microprocessor, a memory, and a special VLSI chip that performs parallel-processing-specific functions such as processor communication and synchronization. The VLSI has two 2-Mbyte/s independent common interfaces for data broadcasting and six 15-Mbyte/s serial communication ports for local data communication. The chip can also process image data in real time for multiple processors. Use of the communication bus interfaces enables a variety of processor networks to be configured. One CAP application has been computer graphics, in which it uses ray tracing to generate quality images efficiently.<<ETX>>
[1]
W. Daniel Hillis,et al.
The connection machine
,
1985
.
[2]
H. T. Kung.
Why systolic architectures?
,
1982,
Computer.
[3]
Turner Whitted,et al.
An improved illumination model for shaded display
,
1979,
CACM.
[4]
Kenneth E. Batcher,et al.
Design of a Massively Parallel Processor
,
1980,
IEEE Transactions on Computers.
[5]
H. Kikuchi,et al.
A 240K transistor CMOS array with flexible allocation of memory and channels
,
1985,
IEEE Journal of Solid-State Circuits.
[6]
John P. Hayes,et al.
Architecture of a Hypercube Supercomputer
,
1986,
ICPP.