Technology mapping

Technology mapping transforms a technology independent logic network into gates implemented in a technology library. This chapter focuses on the three phases of technology mapping: decomposition, pattern matching and covering. Traditionally, a lot of work has been focused on tree mapping algorithms, but since most practical circuits are DAGs, DAG mapping algorithms are gaining importance. Different objective functions, namely delay, area, power and reliability motivate the use of different algorithms. Future challenges are outlined.

[1]  Ulf Schlichtmann,et al.  Efficient Boolean matching in technology mapping with very large cell libraries , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[2]  Jonathan Rose,et al.  Chortle-crf: fast technology mapping for lookup table-based FPGAs , 1991, 28th ACM/IEEE Design Automation Conference.

[3]  Robert K. Brayton,et al.  Delay-optimal technology mapping by DAG covering , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  Massoud Pedram,et al.  Minimizing the Routing Cost During Logic Extraction , 1995, 32nd Design Automation Conference.

[5]  D. Gregory,et al.  SOCRATES: A System for Automatically Synthesizing and Optimizing Combinational Logic , 1986, 23rd ACM/IEEE Design Automation Conference.

[6]  Kenneth L. Shepard,et al.  Design methodology for the S/390 Parallel Enterprise Server G4 microprocessors , 1997, IBM J. Res. Dev..

[7]  Daniel Brand,et al.  BooleDozer: Logic synthesis for ASICs , 1996, IBM J. Res. Dev..

[8]  Jason Cong,et al.  On area/depth trade-off in LUT-based FPGA technology mapping , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Martine D. F. Schlag,et al.  Routability-driven technology mapping for lookup table-based FPGA's , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Massoud Pedram,et al.  Layout driven logic restructuring/decomposition , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[11]  Frederic Mailhot,et al.  Technology Mapping for VLSI Circuits Exploiting Boolean Properties and Operations , 1994 .

[12]  Israel Koren,et al.  Technology mapping for hot-carrier reliability enhancement , 1997, Advanced Lithography.

[13]  Jason Cong,et al.  FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Robert K. Brayton,et al.  Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[15]  Masahiro Fujita,et al.  Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping , 1993, 30th ACM/IEEE Design Automation Conference.

[16]  Massoud Pedram,et al.  A near optimal algorithm for technology mapping minimizing area under delay constraints , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[17]  Kurt Keutzer,et al.  Logic Synthesis , 1994 .

[18]  Ivan E. Sutherland,et al.  Logical effort: designing for speed on the back of an envelope , 1991 .

[19]  Alfred V. Aho,et al.  Optimal Code Generation for Expression Trees , 1976, J. ACM.

[20]  Jason Cong,et al.  Performance-driven technology mapping for heterogeneous FPGAs , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Leon Stok,et al.  Wavefront technology mapping , 1999, DATE '99.

[22]  Joel Grodstein,et al.  A delay model for logic synthesis of continuously-sized networks , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[23]  Majid Sarrafzadeh,et al.  Complexity of the lookup-table minimization problem for FPGA technology mapping , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Louise Trevillyan,et al.  Logic Synthesis Through Local Transformations , 1981, IBM J. Res. Dev..

[25]  Gabriele Saucier,et al.  Multilevel synthesis minimizing the routing factor , 1991, DAC '90.

[26]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.

[27]  David Harrison,et al.  A fast partitioning method for PLA-based FPGAs , 1992, IEEE Design & Test of Computers.

[28]  D. Brand,et al.  Technology Adaptation in Logic Synthesis , 1986, 23rd ACM/IEEE Design Automation Conference.

[29]  Jason Cong,et al.  LUT-based FPGA technology mapping under arbitrary net-delay models , 1994, Comput. Graph..

[30]  P. Kudva,et al.  Gate-size selection for standard cell libraries , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[31]  Robert K. Brayton,et al.  Performance-oriented technology mapping , 1990 .

[32]  Sharad Malik,et al.  Technology mapping for low power in logic synthesis , 1996, Integr..

[33]  Vivek Tiwari.  Logic and system design for low power consumption , 1996 .

[34]  Chi-Ying Tsui,et al.  Technology Decomposition and Mapping Targeting Low Power Dissipation , 1993, 30th ACM/IEEE Design Automation Conference.

[35]  Régis Leveugle,et al.  Logic synthesis for automatic layout , 1992, Proceedings Euro ASIC '92.

[36]  Massoud Pedram,et al.  Layout driven technology mapping , 1991, 28th ACM/IEEE Design Automation Conference.

[37]  Alberto Sangiovanni-Vincentelli,et al.  Logic synthesis for vlsi design , 1989 .

[38]  Sharad Malik,et al.  Limits of using signatures for permutation independent Boolean comparison , 1995, ASP-DAC '95.

[39]  Jason Cong,et al.  Combinational logic synthesis for LUT based field programmable gate arrays , 1996, TODE.

[40]  Frank Johannes,et al.  Technology mapping for simultaneous gate and interconnect optimisation , 1999 .

[41]  C. L. Liu,et al.  Optimal clock period FPGA technology mapping for sequential circuits , 1996, DAC '96.

[42]  Jason Cong,et al.  Boolean matching for LUT-based logic blocks with applications toarchitecture evaluation and technology mapping , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[43]  Russell Tessier,et al.  Technology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[44]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[45]  Thomas Kutzschebauch,et al.  Congestion aware layout driven logic synthesis , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[46]  Kurt Keutzer.  DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, DAC.

[47]  Massoud Pedram,et al.  An integrated flow for technology remapping and placement of sub-half-micron circuits , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[48]  Louise Trevillyan,et al.  Technology adaption in logic synthesis , 1986, DAC.

[49]  Yosinori Watanabe,et al.  Logic decomposition during technology mapping , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..