POSTER: Attack on Non-Linear Physical Unclonable Function

Physical Unclonable Function (PUF) is a promising hardware security primitive with broad application prospect. However, the strong PUF with numerous Challenge and Response Pairs (CRPs), e.g. the arbiter PUF, is vulnerable to modeling attacks. There are two major kinds of countermeasures. One is restricting CRP access interface, such as controlled PUF and XOR arbiter PUF, which unfortunately has been broken with the help of side-channels. The other is using non-linear electronic characteristics to produce CRPs, such as the current mirror PUF and the voltage transfer PUF. They are only proved to be resistant to SVM based attack, while no more analysis is further explored so far. In this paper, we propose an attack method based on compound heuristic algorithms of evolution strategy, simulated annealing, and ant colony to efficiently attack these two non-linear PUFs. This paper reveals that current mirror and voltage transfer are still not able to help strong PUF resist attacks. Our experimental results show that the average CRP prediction accuracy is as high as 99%.

[1]  Patrick Schaumont,et al.  A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions , 2011, IACR Cryptol. ePrint Arch..

[2]  Ulrich Rührmair,et al.  PUFs at a glance , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Srinivas Devadas,et al.  Controlled physical random functions , 2002, 18th Annual Computer Security Applications Conference, 2002. Proceedings..

[4]  Boris Skoric,et al.  Read-Proof Hardware from Protective Coatings , 2006, CHES.

[5]  Georg T. Becker,et al.  Active and Passive Side-Channel Attacks on Delay Based PUF Designs , 2014, IACR Cryptol. ePrint Arch..

[6]  Dhiraj K. Pradhan,et al.  Design Automation and Test in Europe (DATE) , 2014 .

[7]  G. Edward Suh,et al.  Extracting secret keys from integrated circuits , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Wayne P. Burleson,et al.  On design of a highly secure PUF based on non-linear current mirrors , 2014, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[9]  Jorge Guajardo,et al.  FPGA Intrinsic PUFs and Their Use for IP Protection , 2007, CHES.

[10]  Georg T. Becker,et al.  The Gap Between Promise and Reality: On the Insecurity of XOR Arbiter PUFs , 2015, CHES.

[11]  Yu Hu,et al.  OPUF: Obfuscation logic based physical unclonable function , 2015, 2015 IEEE 21st International On-Line Testing Symposium (IOLTS).

[12]  Jean-Pierre Seifert,et al.  Lattice Basis Reduction Attack against Physically Unclonable Functions , 2015, CCS.

[13]  Sandip Kundu,et al.  A novel modeling attack resistant PUF design based on non-linear voltage transfer characteristics , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Miodrag Potkonjak,et al.  Lightweight secure PUFs , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[15]  Srinivas Devadas,et al.  PUF Modeling Attacks on Simulated and Silicon Data , 2013, IEEE Transactions on Information Forensics and Security.

[16]  Yu Hu,et al.  Efficient Attack on Non-linear Current Mirror PUF with Genetic Algorithm , 2016, 2016 IEEE 25th Asian Test Symposium (ATS).