暂无分享,去创建一个
[1] Nikos E. Mastorakis,et al. A delay improved gate level full adder design , 2009 .
[2] Padmanabhan Balasubramanian,et al. FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders , 2015 .
[3] Nikos E. Mastorakis,et al. A standard cell based synchronous dual-bit adder with embedded carry look-ahead , 2010 .
[4] P. BALASUBRAMANIAN,et al. A Standard Cell Based Voter for use in TMR Implementation , 2015 .
[5] Basant K. Mohanty,et al. Area–Delay–Power Efficient Carry-Select Adder , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.
[6] P. Balasubramanian,et al. A Fault Tolerance Improved Majority Voter for TMR System Architectures , 2016, ArXiv.
[7] Orest J. Bedrij. Carry-Select Adder , 1962, IRE Trans. Electron. Comput..
[8] P. Balasubramanian,et al. Power, Delay and Area Comparisons of Majority Voters relevant to TMR Architectures , 2016, DESIGN, CONSTRUCTION, MAINTENANCE.
[9] Magdy A. Bayoumi,et al. Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] M.-J. Hsiao,et al. Carry-select adder using single ripple-carry adder , 1998 .
[11] B. Ramkumar,et al. Low-Power and Area-Efficient Carry Select Adder , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[12] Nikos E. Mastorakis,et al. A low power gate level full adder module , 2009 .
[13] Massimo Alioto,et al. Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[14] Amos R. Omondi,et al. Computer arithmetic systems - algorithms, architecture and implementation , 1994, Prentice Hall International series in computer science.
[15] K. Saranya. Low Power and Area-Efficient Carry Select Adder , 2013 .
[16] David Harris,et al. A taxonomy of parallel prefix networks , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.
[17] P. Balasubramanian,et al. Design of Synchronous Section-Carry Based Carry Lookahead Adders with Improved Figure of Merit , 2016, ArXiv.
[18] P. Balasubramanian,et al. ASIC-based Implementation of Synchronous Section-Carry Based Carry Lookahead Adders , 2016, ArXiv.
[19] Mary Jane Irwin,et al. Power-delay characteristics of CMOS adders , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[20] Nikos E. Mastorakis,et al. High speed gate level synchronous full adder designs , 2009 .
[21] Amit Grover. Analysis and Comparison: Full Adder Block in Submicron Technology , 2013, 2013 Fifth International Conference on Computational Intelligence, Modelling and Simulation.
[22] Shruthi Nataraj. Area-Delay-Power Efficient Carry-Select Adder , 2015 .