Low Complexity Reconfigurable Turbo Decoder for Wireless Communication Systems

The development of turbo codes has allowed for near-Shannon limit information transfer in modern communication systems. Although turbo decoding is viewed as superior to alternate decoding techniques, the circuit complexity and power consumption of turbo decoder implementations can often be prohibitive for power-constrained systems. To address these issues, a reduced complexity, low power turbo decoder is proposed, specifically optimized for contemporary FPGA devices. The key power-saving technique in this work is the use of decoder run-time dynamic reconfiguration for different constraint lengths. Max-Log-MAP algorithm, which offers a good compromise between performance and complexity, is selected for implementation. One of the components of this algorithm namely, the branch metric calculation unit is studied and a new design of this unit is proposed. The branch metric normalization scheme proposed here builds upon a sliding window approach and is capable of providing high speed. The implementation of SISO-based turbo decoder with three different constraint lengths (K) on a field programmable gate array (FPGA) achieves a speed of 86.08 } more than the conventional design. The power consumption of the device for various constraint lengths is measured using synopsis design compiler- simplicity premier with DCP 2008 tool. The proposed reconfigurable architecture for a constraint length ‘K’ consumes very few megawatt of power more than the non-reconfigurable architecture for the corresponding constraint length.

[1]  R. Engelbrecht,et al.  DIGEST of TECHNICAL PAPERS , 1959 .

[2]  Cheng-Chi Wong,et al.  Reconfigurable Turbo Decoder With Parallel Architecture for 3GPP LTE System , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[4]  Scott A. Mahlke,et al.  Design and Implementation of Turbo Decoders for Software Defined Radio , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[5]  Andrew J. Viterbi,et al.  An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes , 1998, IEEE J. Sel. Areas Commun..

[6]  A. Burg,et al.  Design and Optimization of an HSDPA Turbo Decoder ASIC , 2009, IEEE Journal of Solid-State Circuits.

[7]  Norbert Wehn,et al.  A 150Mbit/s 3GPP LTE Turbo code decoder , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[8]  Keshab K. Parhi,et al.  VLSI implementation issues of TURBO decoder design for wireless applications , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[9]  Suad A. Essa,et al.  The Effect Of Constraint Length And Interleaver On The Performance Of Turbo Code , 2010 .

[10]  Joseph R. Cavallaro,et al.  Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.

[11]  In-Cheol Park,et al.  SIMD Processor-Based Turbo Decoder Supporting Multiple Third-Generation Wireless Standards , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Norbert Wehn,et al.  Turbo-decoder quantization for UMTS , 2001, IEEE Communications Letters.

[13]  In-Cheol Park,et al.  A unified parallel radix-4 turbo decoder for mobile WiMAX and 3GPP-LTE , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[14]  Heinrich Meyr,et al.  Real-time algorithms and VLSI architectures for soft output MAP convolutional decoding , 1995, Proceedings of 6th International Symposium on Personal, Indoor and Mobile Radio Communications.

[15]  Sergio Benedetto,et al.  Design of fixed-point iterative decoders for concatenated codes with interleavers , 2001, IEEE J. Sel. Areas Commun..

[16]  P. Rangarajan,et al.  FPGA Implementation of High Speed Architecture for Max Log Map Turbo SISO Decoder , 2009 .

[17]  Tughrul Arslan,et al.  VLSI Design of Multi Standard Turbo Decoder for 3G and Beyond , 2007, 2007 Asia and South Pacific Design Automation Conference.

[18]  Indrajit Chakrabarti,et al.  An improved low-power high-throughput log-MAP turbo decoder , 2010, IEEE Transactions on Consumer Electronics.

[19]  Ran-Hong Yan,et al.  A unified turbo/viterbi channel decoder for 3GPP mobile wireless in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[20]  V. Derudder,et al.  A scalable 8.7nJ/bit 75.6Mb/s parallel concatenated convolutional (turbo-) CODEC , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[21]  Stephen M. Pisuk,et al.  Implementation of a low complexity, low power, integer-based turbo decoder , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[22]  A.C. Singer,et al.  A 285-MHz pipelined MAP decoder in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[23]  Guido Masera,et al.  A Flexible UMTS-WiMax Turbo Decoder Architecture , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  Kouhei Yamamoto,et al.  High-performance programmable SISO decoder VLSI implementation for decoding turbo codes , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[25]  Amer Baghdadi,et al.  ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[26]  Patrick Robertson,et al.  A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.