ProMINoC: An efficient Network-on-Chip design for flexible data permutation

This paper presents a novel Network-on-Chip design to efficiently support data-interleaving with arbitrary permutation rule. The proposed NoC offers a run-time conflict resolution for interleaved data under arbitrary permutation rule by using a circuit-switching approach combined with a dynamic path-probing scheme. Experimental results in a 0.18µm STD-cell CMOS process show that the proposed NoC can offer an aggregate bandwidth of up to 522.4Gb/s, while occupying a compact area of 0.473mm2 (52kGates). A comparison with other interleaving networks shows the efficiency of the proposed design.

[1]  Amer Baghdadi,et al.  Binary de Bruijn interconnection network for a flexible LDPC/turbo decoder , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[2]  Guido Masera,et al.  Implementation of a Flexible LDPC Decoder , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Chulwoo Kim,et al.  A 64-PE folded-torus intra-chip communication fabric for guaranteed throughput in Network-on-Chip based applications , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[4]  Norbert Wehn,et al.  Network-on-chip-centric approach to interleaving in high throughput channel decoders , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[5]  Sergei Sawitzki,et al.  Multistandard FEC Decoders for Wireless Devices , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Soung Chang Liew,et al.  Blocking and nonblocking multirate Clos switching networks , 1998, TNET.

[7]  Amer Baghdadi,et al.  Butterfly and Benes-Based on-Chip Communication Networks for Multiprocessor Turbo Decoding , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.