Current-Based Testing for Deep-Submicron VLSIs

Current-based testing for deep-submicron VLSIs is important because of transistor sensitivity to defects as technology scales. However, unabated increases in leakage current in CMOS devices can make this testing very difficult. This article offers several solutions to this challenging problem.

[1]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[2]  Kaushik Roy,et al.  Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.

[3]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[4]  Kaushik Roy,et al.  Multiple-parameter CMOS IC testing with increased sensitivity for IDDQ , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[5]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[6]  Kaushik Roy,et al.  Multiple-parameter CMOS IC testing with increased sensitivity for I/sub DDQ/ , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[7]  Claude Thibeault.  An histogram based procedure for current testing of active defects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[8]  Carver A. Mead.  Scaling of MOS technology to submicrometer feature sizes , 1994 .

[9]  M. Ray Mercer,et al.  Iddq test: sensitivity analysis of scaling , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[10]  Kenneth M. Butler,et al.  So what is an optimal test mix? A discussion of the SEMATECH methods experiment , 1997, Proceedings International Test Conference 1997.

[11]  Anthony C. Miller.  I/sub DDQ/ testing in deep submicron integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[12]  Wojciech Maly,et al.  Current signatures: application , 1997, Proceedings International Test Conference 1997.

[13]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.

[14]  Peter Janssen,et al.  Defect detection with transient current testing and its potential for deep sub-micron CMOS ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[15]  J.P.M. van Lammeren.  I/sub CCQ/: a test method for analogue VLSI based on current monitoring , 1997 .

[16]  Manoj Sachdev.  Deep sub-micron I/sub DDQ/ testing: issues and solutions , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[17]  Robert C. Aitken,et al.  Current ratios: a self-scaling technique for production IDDQ testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[18]  Peter Janssen,et al.  Transient current testing of 0.25 /spl mu/m CMOS devices , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).