CMOS Micromachined Inductors With Structure Supports for RF Mixer Matching Networks

This letter presents the comparison of three novel structure supports for on-chip complementary metal-oxide-semiconductor (CMOS)-based micromachined inductors by using a proposed two-step maskless post-CMOS process. A 3-D electromagnetic inductor simulation model is established and calibrated with inductor fabrication. The proposed inductors are applied in the matching network of the double-balanced Gilbert mixer to improve the performance and the mechanical stability. The mixers, with and without micromachined process inductors, are fabricated in a 0.5-mum CMOS process and compared in this letter. The measurement results show a 28.12% increase in conversion gain, a 31.7% improvement in third intercept point, and a 44% reduction in the noise figure.

[1]  Xinxin Li,et al.  High-Performance CMOS-Compatible Solenoidal Transformers With a Concave-Suspended Configuration , 2007, IEEE Transactions on Microwave Theory and Techniques.

[2]  A. Dec,et al.  A 1.9-GHz CMOS VCO with micromachined electromechanically tunable capacitors , 2000, IEEE Journal of Solid-State Circuits.

[3]  Kwyro Lee,et al.  High-performance electroplated solenoid-type integrated inductor (SI/sup 2/) for RF applications using simple 3D surface micromachining technology , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[4]  Gary K. Fedder,et al.  Micromachined high-Q inductors in a 0.18-/spl mu/m copper interconnect low-k dielectric CMOS process , 2002 .

[5]  Barrie Gilbert,et al.  A precise four-quadrant multiplier with subnanosecond response , 1968, IEEE Solid-State Circuits Newsletter.

[6]  Mona E. Zaghloul,et al.  Optimization of backside micromachined CMOS inductors for RF applications , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[7]  L. Richard Carley,et al.  Micromachined high-Q inductors in a 0.18-μm copper interconnect low-k dielectric CMOS process , 2002, IEEE J. Solid State Circuits.

[8]  E. Yoon,et al.  Monolithic high-Q overhang inductors fabricated on silicon and glass substrates , 1999 .

[9]  M. Liang,et al.  A full Cu damascene metallization process for sub-0.18 /spl mu/m RF CMOS SoC high Q inductor and MIM capacitor application at 2.4 GHz and 5.3 GHz , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[10]  Mona E. Zaghloul,et al.  CMOS mixer design with micromachined input matching circuits for wireless applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  Kyung-Wan Yu,et al.  High-performance inductors integrated on porous silicon , 2005, IEEE Electron Device Letters.

[12]  Huailin Liao,et al.  High-$Q$ Integrated Inductor Using Post-CMOS Selectively Grown Porous Silicon (SGPS) Technique for RFIC Applications , 2007, IEEE Electron Device Letters.

[13]  Yu-Ting Cheng,et al.  A robust high-Q micromachined RF inductor for RFIC applications , 2005, IEEE Transactions on Electron Devices.

[14]  L.L.W. Leung,et al.  CMOS-compatible micromachined edge-suspended spiral inductors with high Q-factors and self-resonance frequencies , 2004, IEEE Electron Device Letters.