Test response compression based on Huffman coding [logic IC testing]

Test compression/decompression is an efficient method for reducing the test application cost. In this paper, we propose a response compression method based on Huffman coding. The proposed method guarantees zero-aliasing because faulty responses are mapped into code words, not just fault-free ones. Moreover, the method is independent of the fault model and the structure of a circuit-under-test, and uses only the knowledge of the fault-free responses corresponding to a given test input set. Experimental results of the compression ratio and the size of the encoder for the proposed method are presented.

[1]  Tomoo Inoue,et al.  Test Generation for Test Compression Based on Statistical Coding(Special Issue on Test and Verification of VLSI) , 2002 .

[2]  Janak H. Patel,et al.  Test set compaction for combinational circuits , 1998 .

[3]  Ozgur Sinanoglu,et al.  Space and time compaction schemes for embedded cores , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[4]  Aiman H. El-Maleh,et al.  A geometric-primitives-based compression scheme for testing systems-on-a-chip , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[5]  Krishnendu Chakrabarty,et al.  Synthesis of single-output space compactors with application to scan-based IP cores , 2001, ASP-DAC '01.

[6]  Krishnendu Chakrabarty,et al.  Space compaction of test responses for IP cores using orthogonal transmission functions , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[7]  John P. Hayes,et al.  Optimal Zero-Aliasing Space Compaction of Test Responses , 1998, IEEE Trans. Computers.

[8]  J.H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[9]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[10]  Tomoo Inoue,et al.  Generating small test sets for test compression/decompression scheme using statistical coding , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[11]  Krishnendu Chakrabarty,et al.  Built-in self testing of sequential circuits using precomputed test sets , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[12]  Krishnendu Chakrabarty,et al.  Design of parameterizable error-propagating space compactors for response observation , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[13]  Nur A. Touba,et al.  Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[14]  Nur A. Touba,et al.  Synthesis of zero-aliasing elementary-tree space compactors , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[15]  Hideyuki Ichihara.  Generating Small Test Sets for Test Compression/Decompression Using Statistical Coding , 2002 .

[16]  Krishnendu Chakrabarty,et al.  Test data compression for system-on-a-chip using Golomb codes , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[17]  Nur A. Touba,et al.  Test vector decompression via cyclical scan chains and its application to testing core-based designs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[18]  Nur A. Touba,et al.  Using an embedded processor for efficient deterministic testing of systems-on-a-chip , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).