A new 60.2 dB 2nd order delta sigma modulator using open loop buffers based on current conveyors

This paper presents a new delta sigma modulator concept based on fully differential current conveyors (CCII). CCIIs with their inherent high speed and linearity are capable of replacing the opamps function in many of the analog circuits. The proposed modulator in this paper utilizes three CCIIs to implement a 2nd order delta sigma ADC. Simulation results show that the modulator has 60.2 dB of noise rejection capability for an input of −6dBFS / 62.5kHz and dynamic range of more than 60dB. The total power consumption is found to be 0.61mW for a sampling frequency of 10MHz in a 1V/90nm TSMC process.

[1]  Shen-Iuan Liu,et al.  A Fully Differential Comparator-Based Switched-Capacitor $\Delta\Sigma$ Modulator , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Nusret Tan,et al.  Delta-sigma modulators using unity-gain buffers , 1993 .

[3]  Manfred Glesner,et al.  Comparison of Opamp-Based and Comparator-Based Delta-Sigma Modulation , 2008, 2008 Design, Automation and Test in Europe.

[4]  Hassan Elwan,et al.  A novel fully differential current conveyor and applications for analog VLSI , 2000 .

[5]  Kari Halonen,et al.  CMOS dynamic comparators for pipeline A/D converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[6]  Nianxiong Tan,et al.  A comparison design of delta-sigma modulators , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.