Power minimization of a 433-MHz LC VCO for an implantable neural recording system

This paper presents a new random-search based integrated inductor optimization algorithm. The algorithm provides the designer with valuable information about design tradeoffs. It is used to design an inductor to minimize power dissipation in an LC VCO. The measured results show that a 53:1 power savings can be achieved over VCOs using inductors optimized only for maximum Q. Six 433-MHz VCOs were fabricated and measured. The VCO using the optimal inductor design has a measured minimum power dissipation of 1.2 mW in a 0.5-mum three-metal CMOS process

[1]  R.R. Harrison,et al.  A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System , 2006, IEEE Journal of Solid-State Circuits.

[2]  S. Simon Wong,et al.  Analysis and optimization of accumulation-mode varactor for RF ICs , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[3]  S.S. Wong,et al.  Analysis and synthesis of on-chip spiral inductors , 2005, IEEE Transactions on Electron Devices.

[4]  James D. Weiland,et al.  Thermal elevation in the human eye and head due to the operation of a retinal prosthesis , 2004, IEEE Transactions on Biomedical Engineering.

[5]  Stephen P. Boyd,et al.  Simple accurate expressions for planar spiral inductances , 1999, IEEE J. Solid State Circuits.

[6]  T. Melly,et al.  An ultralow-power UHF transceiver integrated in a standard digital CMOS process: transmitter , 2001 .