论文信息 - A 2.5-Gb/sec 15-mW BiCMOS clock recovery circuit

A 2.5-Gb/sec 15-mW BiCMOS clock recovery circuit

High-speed low-power clock recovery circuits find wide application in high-performance communication systems. This paper describes the design of a 2.5-Gb/sec 15-mW clock recovery circuit (CRC) fabricated in a 20-GHz 1-/spl mu/m BiCMOS technology. Employing a modified version of the "quadricorrelator" architecture, the circuit extracts the clock from a non-return-to-zero (NRZ) data sequence using both phase and frequency detection.

B. Raeavi | J. Sung

[1] Behzad Razavi. A New PhaseLocked Loop Timing Recovery Method for Digital Regenerators , 1996 .

[2] B. Razavi,et al. BEST2-a high performance super self-aligned 3 V/5 V BiCMOS technology with extremely low parasitics for low-power mixed-signal applications , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[3] Behzad Razavi,et al. A high performance super self-aligned 3 V/5 V BiCMOS technology with extremely low parasitics for low-power mixed-signal applications , 1995 .

[4] Donald Richman,et al. Color-Carrier Reference Phase Synchronization Accuracy in NTSC Color Television , 1954, Proceedings of the IRE.

[5] Mehmet Soyuer. A monolithic 2.3-Gb/s 100-mW clock and data recovery circuit in silicon bipolar technology , 1993 .