Design Challenges in Subthreshold Interconnect Circuits