Impact of Copper Through-Package Vias on Thermal Performance of Glass Interposers

In this paper, the thermal performance of glass interposer substrate with copper through-package vias (TPVs) is investigated both experimentally and numerically. Copper via arrays with different via pitches and diameters were fabricated in 114.3 mm × 114.3 mm × 100 μm glass panels using low-cost laser drilling, electroless plating, and electroplating for copper deposition. The thermal performance of such a structure was quantified by measuring an effective thermal conductivity which combines the effect of copper and glass. The effective thermal conductivity of fabricated samples was determined with infrared microscopy and compared with finite-element analysis on unit TPV cell. Using the effective thermal conductivity, further numerical analyses were performed on a 2.5-D interposer, which has two chips mounted side by side with a total heat generation of 3 W. Interconnects and TPV layers in the interposer were modeled as homogeneous layers with an effective thermal conductivity. Using the developed model, the effect of copper TPVs on the thermal performance of silicon and glass interposers was compared. To further characterize the thermal performance of the 2.5-D glass interposer structure, the effects of pitch of interconnects and TPVs and the TPV diameter are presented.

[1]  M. Michael Yovanovich,et al.  Analysis of thermal vias in high density interconnect technology , 1992, [1992 Proceedings] Eighth Annual IEEE Semiconductor Thermal Measurement and Management Symposium.

[2]  R. S. Li.  Optimization of thermal via design parameters based on an analytical thermal resistance model , 1998, ITherm'98. Sixth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.98CH36208).

[3]  Hsien-Chie Cheng,et al.  An effective methodology for thermal characterization of electronic packaging , 2003 .

[4]  Jian Xu,et al.  Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.

[5]  Sachin S. Sapatnekar,et al.  Placement of thermal vias in 3-D ICs using various thermal objectives , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  P. Teertstra,et al.  Thermal Conductivity and Contact Resistance Measurements for Adhesives , 2007 .

[7]  Katsuyuki Sakuma,et al.  Thermal resistance measurements of interconnections for a three-dimensional (3D) chip stack , 2009, 2009 IEEE International Conference on 3D System Integration.

[8]  Sung Kyu Lim,et al.  Thermal Characterization of Interlayer Microfluidic Cooling of Three-Dimensional Integrated Circuits With Nonuniform Heat Flux , 2010 .

[9]  Rao Tummala,et al.  Through-package-via formation and metallization of glass interposers , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[10]  Sung Kyu Lim,et al.  Co-Optimization and Analysis of Signal, Power, and Thermal Interconnects in 3-D ICs , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Bart Vandevelde,et al.  Fine grain thermal modeling and experimental validation of 3D-ICs , 2011, Microelectron. J..

[12]  John H. Lau,et al.  Effects of TSVs (through-silicon vias) on thermal performances of 3D IC integration system-in-package (SiP) , 2012, Microelectron. Reliab..

[13]  V. Sukumaran,et al.  Low-Cost Thin Glass Interposers as a Superior Alternative to Silicon and Organic Interposers for Packaging of 3-D ICs , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[14]  Heng-Chieh Chien,et al.  Thermal evaluation and analyses of 3D IC integration SiP with TSVs for network system applications , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[15]  H. Y. Li,et al.  Thermal characterization of TSV array as heat removal element in 3D IC stacking , 2012, 2012 IEEE 14th Electronics Packaging Technology Conference (EPTC).

[16]  M. Bakir,et al.  3D stacked microfluidic cooling for high-performance 3D ICs , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[17]  V. Sundaram,et al.  Comparison of thermal performance between glass and silicon interposers , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[18]  Yasuharu Yamada,et al.  Effect of thermal properties of interposer material on thermal performance of 2.5D Package , 2014, 2014 International Conference on Electronics Packaging (ICEP).

[19]  Jun Wang,et al.  The development of effective model for thermal conduction analysis for 2.5D packaging using TSV interposer , 2014, Microelectron. Reliab..