Highly manufacturable 90 nm DRAM technology

A 90 nm DRAM technology has been successfully developed using 512 Mb DRAM for the first time. ArF lithography is used for printing critical layers with resolution enhancement techniques. A novel gap-filling technology using spin coating oxide is developed for STI and ILD processes. A diamond-shaped storage node is newly developed for large capacitor area with better mechanical stability. A CVD Al process can make the back-end metallization process simple and easy. A dual gate oxide scheme can provide independent optimization for memory cell transistor and periphery support device so that the off-state leakage current of the cell transistor can be maintained below 0.1 fA.

[1]  U. Chung,et al.  Void free and low stress shallow trench isolation technology using P-SOG for sub 0.1 /spl mu/m device , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[2]  Ho-Kyu Kang,et al.  Practical next generation solution for stand-alone and embedded DRAM capacitor , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[3]  Kinam Kim,et al.  COB stack DRAM cell technology beyond 100 nm technology node , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[4]  C.H. Lee,et al.  Highly manufacturable and high performance SDR/DDR 4 Gb DRAM , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[5]  Yoon-Soo Chun,et al.  Highly manufacturable 4Gb DRAM using 0.11μm DRAM technology , 2000 .

[6]  Gwan-Hyeob Koh,et al.  A 0.13 /spl mu/m DRAM technology for giga bit density stand-alone and embedded DRAMs , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).