A Pseudo Cross-Coupled Switch-Capacitor Based DC-DC Boost Converter for High Efficiency and High Power Density

In this paper, we propose a fully-integrated switch-capacitor (SC) dc-dc boost converter having high power efficiency, low output ripple, and high power density. It uses a switching scheme called nonoverlapped rotational time-interleaving (NORI) which eliminates shoot-through loss as well mitigates the adverse effect of dead times between successive charging and discharging phases which results into a small ripple. A basic cross-coupled voltage doubler has been adopted to implement the NORI scheme working over a wide range of switching frequencies. Dynamic adjustment of the frequency provides high power density as well as maintains high power efficiency over a wide load current range. The proposed converter has been fabricated in 0.18- μm CMOS thick gate process for 3.3 to 5.5 V conversion and output ripple not more than 0.5% of the output voltage. The converter uses only 440 pF to deliver up to 25 mA at 5.3 V regulated output. The measured peak power efficiency is 89% at 20 mA for unregulated output. With mixed mode regulations, the measured efficiency of the converter including analog blocks is 83.5% at 15 mA, while the overall efficiency is 75%. Power density of the designed converter is more than 0.85 W/mm 2 considering the capacitor area.

[1]  Pradip Mandal,et al.  Improvement of power efficiency in switched capacitor DC-DC converter by shoot-through current elimination , 2009, ISLPED.

[2]  Guido Torelli,et al.  High-efficiency regulator for on-chip charge pump voltage elevators , 2006 .

[3]  Chi-Ying Tsui,et al.  Charge redistribution loss consideration in optimal charge pump design , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  J M Henry,et al.  Practical Performance Analysis of Complex Switched-Capacitor Converters , 2011, IEEE Transactions on Power Electronics.

[5]  Fatih Hamzaoglu,et al.  Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process , 2010, IEEE Journal of Solid-State Circuits.

[6]  Soon-Kyun Shin,et al.  A high current driving charge pump with current regulation method , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[7]  Michael D. Seeman,et al.  The Road to Fully Integrated DC–DC Conversion via the Switched-Capacitor Approach , 2013, IEEE Transactions on Power Electronics.

[8]  Michael Douglas Seeman,et al.  A Design Methodology for Switched-Capacitor DC-DC Converters , 2009 .

[9]  Chi-Ying Tsui,et al.  High efficiency cross-coupled doubler with no reversion loss , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[10]  B. R. Gregoire,et al.  A Compact Switched-Capacitor Regulated Charge Pump Power Supply , 2006, IEEE Journal of Solid-State Circuits.

[11]  Young-Hyun Jun,et al.  CMOS Charge Pump With Transfer Blocking Technique for No Reversion Loss and Relaxed Clock Timing Restriction , 2009, IEEE Trans. Circuits Syst. II Express Briefs.

[12]  S. Ben-Yaakov,et al.  Modeling and analysis of hybrid converters , 2012, 2012 IEEE Energy Conversion Congress and Exposition (ECCE).

[13]  Dongsheng Ma,et al.  Low-Ripple CMOS Switched-Capacitor Power Converter With Closed-Loop Interleaving Regulation , 2006, IEEE Custom Integrated Circuits Conference 2006.

[14]  Pradip Mandal,et al.  Design of a low power voltage regulator for high dynamic range of load current , 2007 .

[15]  Michel Declercq,et al.  A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[16]  P.K.T. Mok,et al.  Switching noise and shoot-through current reduction techniques for switched-capacitor voltage doubler , 2005, IEEE Journal of Solid-State Circuits.

[17]  Michael D. Seeman,et al.  Analysis and Optimization of Switched-Capacitor DC–DC Converters , 2008 .

[18]  John F. Dickson,et al.  On-Chip High-Voltage Generation in Integrated Circuits Using an Improved Multiplier Technique , 1976 .

[19]  R. Izawa,et al.  A 1.5 V circuit technology for 64 Mb DRAMs , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[20]  Fatih Hamzaoglu,et al.  Multi-phase 1GHz voltage doubler charge-pump in 32nm logic process , 2009, 2009 Symposium on VLSI Circuits.

[21]  Michiel Steyaert,et al.  A 82% efficiency 0.5% ripple 16-phase fully integrated capacitive voltage doubler , 2009, 2009 Symposium on VLSI Circuits.

[22]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.