DoS Attack Detection and Path Collision Localization in NoC-Based MPSoC Architectures

Denial of Service (DoS) attacks are an increasing threat for Multiprocessor System-on-Chip (MPSoC) architectures. By exploiting the shared resources on the chip, an attacker is able to prevent completion or degrade the performance of a task. This is extremely dangerous for MPSoCs used in critical applications. The Network-on-Chip (NoC), as a central MPSoC infrastructure, is exposed to this attack. In order to maintain communication availability, NoCs should be enhanced with an effective and precise attack detection mechanism that allows the triggering of effective attack mitigation mechanisms. Previous research works demonstrate DoS attacks on NoCs and propose detection methods being implemented in NoC routers. These countermeasures typically led to a significantly increased router complexity and to a high degradation of the MPSoC’s performance. To this end, we present two contributions. First, we provide an analysis of information that helps to narrow down the location of the attacker in the MPSoC, achieving up to a 69% search space reduction for locating the attacker. Second, we propose a low cost mechanism for detecting the location and direction of the interference, by enhancing the communication packet structure and placing communication degradation monitors in the NoC routers. Our experiments show that our NoC router architecture detects single-source DoS attacks and determines, with high precision, the location and direction of the collision, while incurring a low area and power overhead.

[1]  Cristina Silvano,et al.  Security Aspects in Networks-on-Chips: Overview and Proposals for Secure Implementations , 2007 .

[2]  Raimund Ubar,et al.  From online fault detection to fault management in Network-on-Chips: A ground-up approach , 2017, 2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[3]  Ahmed Ben Achballah,et al.  Toward on hardware firewalling of networks-on-chip based systems , 2017 .

[4]  Gianluca Palermo,et al.  A security monitoring service for NoCs , 2008, CODES+ISSS '08.

[5]  Fernando Gehm Moraes,et al.  Activation of secure zones in many-core systems with dynamic rerouting , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  Klaus Hofmann,et al.  NoCDepend: A Flexible and Scalable Dependability Technique for 3D Networks-on-Chip , 2015, 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[7]  Sanghamitra Roy,et al.  Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip , 2015, NOCS.

[8]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[9]  Matthias Sauer,et al.  Towards the formal verification of security properties of a Network-on-Chip router , 2018, 2018 IEEE 23rd European Test Symposium (ETS).

[10]  Mahdi Nikdast,et al.  An Innovational Intermittent Algorithm in Networks-On-Chip (NOC) , 2008 .

[11]  Gerhard Fettweis,et al.  5G and the future of IoT , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[12]  Martha Johanna Sepúlveda,et al.  NoC-Based Protection for SoC Time-Driven Attacks , 2015, IEEE Embedded Systems Letters.

[13]  Lionel M. Ni,et al.  The Turn Model for Adaptive Routing , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[14]  Shigeyoshi Watanabe,et al.  An Adaptive Routing of the 2-D Torus Network Based on Turn Model , 2013, 2013 First International Symposium on Computing and Networking.

[15]  José Duato,et al.  Logic-Based Distributed Routing for NoCs , 2008, IEEE Computer Architecture Letters.

[16]  Saad Mubeen,et al.  Designing Efficient Source Routing for Mesh Topology Network on Chip Platforms , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[17]  Jaan Raik,et al.  SoCDep2: A framework for dependable task deployment on many-core systems under mixed-criticality constraints , 2016, 2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

[18]  Martha Johanna Sepúlveda,et al.  Reconfigurable security architecture for disrupted protection zones in NoC-based MPSoCs , 2015, 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

[19]  Miltos D. Grammatikakis,et al.  Security in MPSoCs: A NoC Firewall and an Evaluation Framework , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Guy Gogniat,et al.  NOC-centric Security of Reconfigurable SoC , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[21]  Martha Johanna Sepúlveda,et al.  Efficient and flexible NoC-based group communication for secure MPSoCs , 2015, 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[22]  S. Evain,et al.  From NoC security analysis to design solutions , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[23]  Xiaoyang Zeng,et al.  Robustness Analysis of Mesh-Based Network-on-Chip Architecture under Flooding-Based Denial of Service Attacks , 2013, 2013 IEEE Eighth International Conference on Networking, Architecture and Storage.