A New Hardware Logic Circuit for Evaluating Multi-Processor Chip Security

NoC (Network-on-Chip) is widely considered and researched by academic communities as a new inter-core interconnection method that replaces the bus. Nowadays, the complexity of on-chip systems is increasing, requiring better communication performance and scalability. Therefore, the optimization of communication performance has become one of the research hotspots. While the NoC is rapidly developing, it is threatened by hardware Trojans inserted during the design or manufacturing processes. This leads to that the attackers can exploit NoC's vulnerability to attack the on-chip systems. To solve the problem, we design and implement a replay-type hardware Trojan inserted into the NoC, aiming to provide a benchmark test set to promote the defense strategies for NoC hardware security. The experiment proves that the power consumption of the designed Trojan accounts for less than one thousandth of the entire NoC power consumption and area. Besides, simulation experiments reveal that this replaytype hardware Trojan can reduce the network throughput.

[1]  Martha Johanna Sepúlveda,et al.  Efficient security zones implementation through hierarchical group key management at NoC-based MPSoCs , 2017, Microprocess. Microsystems.

[2]  Martha Johanna Sepúlveda,et al.  NoC-Based Protection for SoC Time-Driven Attacks , 2015, IEEE Embedded Systems Letters.

[3]  Ali Ahmadinia,et al.  An ID and Address Protection Unit for NoC based Communication Architectures , 2014, SIN.

[4]  Martha Johanna Sepúlveda,et al.  Towards Protected MPSoC Communication for Information Protection against a Malicious NoC , 2017, ICCS.

[5]  Mark Mohammad Tehranipoor,et al.  On design vulnerability analysis and trust benchmarks development , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).

[6]  Martha Johanna Sepúlveda,et al.  A security aware routing approach for NoC-based MPSoCs , 2016, 2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI).

[7]  Piyush Kuchhal,et al.  Secured Network on Chip (NoC) Architecture and Routing with Modified TACIT Cryptographic Technique , 2015 .

[8]  Martha Johanna Sepúlveda,et al.  Reconfigurable security architecture for disrupted protection zones in NoC-based MPSoCs , 2015, 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

[9]  Mathias Soeken,et al.  Dynamic NoC buffer allocation for MPSoC timing side channel attack protection , 2016, 2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS).

[10]  Mark Mohammad Tehranipoor,et al.  Benchmarking of Hardware Trojans and Maliciously Affected Circuits , 2017, Journal of Hardware and Systems Security.

[11]  Hemangee K. Kapoor,et al.  An Authenticated Encryption Based Security Framework for NoC Architectures , 2011, 2011 International Symposium on Electronic System Design.

[12]  Amlan Ganguly,et al.  A denial-of-service resilient wireless NoC architecture , 2012, GLSVLSI '12.