Low-power implementation of discrete wavelet transform

This paper presents a novel methodology for low power implementation of one and multidimensional discrete wavelet transform. The basic computation performed by forward and inverse wavelet transform is the computation of inner products between vectors of data (either input data or wavelet coefficients of previous stages) and filter coefficients. The proposed methodology aims at reducing the switching activity of the inner product computations required by the wavelet transform, by reordering the sequence of evaluation of the partial products. The total hamming distance of the sequence of coefficients (sum of hamming distances between successive coefficients) is used as the cost function driving the reordering. Minimization of this cost function leads to switching activity reduction at the inputs of the computational units. The proposed methodology is applicable to both custom hardware and instruction set architectures. Experimental results show that the proposed methodology leads to significant switching activity and thus power consumption savings.

[1]  Sethuraman Panchanathan,et al.  VLSI implementation of discrete wavelet transform , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Abhijit Chatterjee,et al.  Synthesis of low power linear DSP circuits using activity metrics , 1994, Proceedings of 7th International Conference on VLSI Design.

[3]  O. Rioul,et al.  Wavelets and signal processing , 1991, IEEE Signal Processing Magazine.

[4]  Konstantinos Konstantinides,et al.  Image and video compression standards , 1995 .

[5]  Ronald A. DeVore,et al.  Image compression through wavelet transform coding , 1992, IEEE Trans. Inf. Theory.

[6]  Sharad Malik,et al.  Power analysis and minimization techniques for embedded DSP software , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Debashis Bhattacharya,et al.  Algorithms for low power and high speed fir filter realization using differential coefficients , 1997 .

[8]  Chi-Ying Tsui,et al.  Exploring the power consumption of different motion estimation architectures for video compression , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[9]  Kenneth Steiglitz,et al.  Combinatorial Optimization: Algorithms and Complexity , 1981 .

[10]  Massoud Pedram,et al.  Low power design methodologies , 1996 .