Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming

Field programmable dual-Vdd interconnects are effective in reducing FPGA power. We formulate the dual-Vdd-aware slack budgeting problem as a linear program (LP) and a min-cost network flow problem, respectively. Both algorithms reduce interconnect power by 50% on average compared to single-Vdd interconnects, but the network-flow-based algorithm runs 11x faster on MCNC benchmarks. Furthermore, we develop simultaneous retiming and slack budgeting (SRSB) with flip-flop layout constraints in dual-Vdd FPGAs based on mixed integer linear programming, and speed-up the algorithm by LP relaxation and local legalization. Compared to retiming followed by slack budgeting, SRSB reduces interconnect power by up to 28.8%.

[1]  Jason Cong,et al.  Multilevel global placement with retiming , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[2]  Fei Li,et al.  Circuits and architectures for field programmable gate array with configurable supply voltage , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Charles E. Leiserson,et al.  Retiming synchronous circuitry , 1988, Algorithmica.

[4]  Hai Zhou,et al.  Parallel CAD: Algorithm Design and Programming Special Section Call for Papers TODAES: ACM Transactions on Design Automation of Electronic Systems , 2010 .

[5]  Jason Cong,et al.  Physical planning with retiming , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[6]  Jason Cong,et al.  An efficient algorithm for performance-optimal FPGA technology mapping with retiming , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[8]  Jason Cong,et al.  Simultaneous circuit partitioning/clustering with retiming for performance optimization , 1999, DAC '99.

[9]  Yvon Savaria,et al.  Unification of basic retiming and supply voltage scaling to minimize dynamic power consumption for synchronous digital designs , 2003, GLSVLSI '03.

[10]  Hai Zhou,et al.  Optimal wire retiming without binary search , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[11]  Jason Cong,et al.  DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[12]  Jason Cong,et al.  FPGA synthesis with retiming and pipelining for clock period minimization of sequential circuits , 1997, DAC.

[13]  Majid Sarrafzadeh,et al.  A unified theory of timing budget management , 2004, ICCAD 2004.

[14]  Malgorzata Marek-Sadowska,et al.  Delay budgeting in sequential circuit with application on FPGA placement , 2003, DAC '03.

[15]  H. Arakida,et al.  A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[16]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[17]  Majid Sarrafzadeh,et al.  A unified theory of timing budget management , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[18]  Jason Helge Anderson,et al.  Low-power programmable routing circuitry for FPGAs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[19]  C. L. Liu,et al.  Optimal clock period clustering for sequential circuits with retiming , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[20]  José C. Monteiro,et al.  Retiming sequential circuits for low power , 1993, ICCAD.

[21]  Fernanda Gusmão de Lima Kastensmidt,et al.  Single Event Transients in Combinatorial Circuits , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.

[22]  Farid N. Najm,et al.  Low-power programmable routing circuitry for FPGAs , 2004, ICCAD 2004.

[23]  Malgorzata Marek-Sadowska,et al.  Minimum-Area Sequential Budgeting for FPGA , 2003, ICCAD 2003.

[24]  Srinivas Devadas,et al.  Retiming sequential circuits for low power , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[25]  Sying-Jyan Wang,et al.  Retiming-based logic synthesis for low-power , 2002, ISLPED '02.

[26]  Jason Cong,et al.  Optimal FPGA mapping and retiming with efficient initial state computation , 1998, DAC.

[27]  Fei Li,et al.  Power modeling and architecture evaluation for FPGA with novel circuits for Vdd programmability , 2005, FPGA '05.

[28]  Andrew V. Goldberg,et al.  An efficient implementation of a scaling minimum-cost flow algorithm , 1993, IPCO.

[29]  C. L. Liu,et al.  Low power logic synthesis under a general delay model , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[30]  Fei Li,et al.  Vdd programmability to reduce FPGA interconnect power , 2004, ICCAD 2004.

[31]  Jason Cong,et al.  An improved algorithm for performance optimal technology mapping with retiming in LUT-based FPGA design , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[32]  Fei Li,et al.  Vdd programmability to reduce FPGA interconnect power , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[33]  Vaughn Betz,et al.  The stratixπ routing and logic architecture , 2003, FPGA '03.

[34]  Fei Li,et al.  FPGA power reduction using configurable dual-Vdd , 2004, Proceedings. 41st Design Automation Conference, 2004..

[35]  H. Zhou,et al.  Optimal wire retiming without binary search , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[36]  Mahmut T. Kandemir,et al.  A Dual-VDD Low Power FPGA Architecture , 2004, FPL.

[37]  Vaughn Betz,et al.  The Stratix II logic and routing architecture , 2005, FPGA '05.

[38]  Jason Cong,et al.  DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs , 2004, ICCAD 2004.

[39]  Klaus Buchenrieder,et al.  Reducing the power consumption of FPGAs through retiming , 2005, 12th IEEE International Conference and Workshops on the Engineering of Computer-Based Systems (ECBS'05).

[40]  Youn-Long Lin,et al.  Integrating logic retiming and register placement , 1998, ICCAD '98.

[41]  Jason Cong,et al.  Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics , 2004, FPGA '04.

[42]  Yan Lin,et al.  Dual-Vdd Interconnect With Chip-Level Time Slack Allocation for FPGA Power Reduction , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.