BTI impact on SRAM sense amplifier

Bias Temperature Instability (BTI) - Negative BTI in PMOS and Positive BTI in NMOS transistors-has become a key reliability bottleneck in the nano-scaled era. This paper presents BTI impact on SRAM's sense amplifier of different technologies, a robust sense amplifier has a lower sensing delay and higher sensing voltage. The results show that as technology scales down (i.e., from 90nm to 65nm, and 45nm), BTI impact on sensing delay increases, while that on the sensing voltage decreases, causing the sense amplifier memory, hence to be less robust and reliable. In addition, the paper also investigate the use of supply voltage to reduce the BTI degradation. The result show that increasing the power supply can reduce the sense amplifier BTI degradadtion with 33% for sensing voltage and with 18% for sensing delay; leading to clear tradeoff engineering question between power and robustness.

[1]  G. Groeseneken,et al.  From mean values to distributions of BTI lifetime of deeply scaled FETs through atomistic understanding of the degradation , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[2]  Francky Catthoor,et al.  Impact of partial resistive defects and Bias Temperature Instability on SRAM decoder reliablity , 2013, 2013 8th IEEE Design and Test Symposium.

[3]  S. H. Kukner,et al.  Generic and Orthogonal March Element based Memory BIST Engine , 2010 .

[4]  Stefan Cosemans,et al.  Variability-Aware Design of Low Power SRAM Memories (Variabiliteitsbewust ontwerp van SRAM geheugens met een zeer laag energieverbruik) , 2009 .

[5]  Sachin S. Sapatnekar,et al.  Impact of NBTI on SRAM read stability and design for reliability , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[6]  G. Groeseneken,et al.  Time and workload dependent device variability in circuit simulations , 2011, 2011 IEEE International Conference on IC Design & Technology.

[7]  Shekhar Y. Borkar,et al.  Microarchitecture and Design Challenges for Gigascale Integration , 2004, MICRO.

[8]  Arnaud Virazel,et al.  Resistive-open defects in embedded-SRAM core cells: analysis and march test solution , 2004, 13th Asian Test Symposium.

[9]  B.C. Paul,et al.  Impact of NBTI on the temporal performance degradation of digital circuits , 2005, IEEE Electron Device Letters.

[10]  Muhammad Ashraful Alam,et al.  A comprehensive model of PMOS NBTI degradation , 2005, Microelectron. Reliab..

[11]  Ching-Te Chuang,et al.  Impacts of NBTI and PBTI on SRAM static/dynamic noise margins and cell failure probability , 2009, Microelectron. Reliab..

[12]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[13]  S. John,et al.  NBTI impact on transistor and circuit: models, mechanisms and scaling effects [MOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[14]  Andrew R. Brown,et al.  Impact of NBTI/PBTI on SRAM Stability Degradation , 2011, IEEE Electron Device Letters.

[15]  Said Hamdioui,et al.  Testing Embedded Memories: A Survey , 2012, MEMICS.

[16]  Said Hamdioui,et al.  An experimental analysis of spot defects in SRAMs: realistic fault models and tests , 2000, Proceedings of the Ninth Asian Test Symposium.

[17]  Robert C. Aitken,et al.  Impact of voltage scaling on nanoscale SRAM reliability , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[18]  Antonio Rubio,et al.  Process variability-aware proactive reconfiguration technique for mitigating aging effects in nano scale SRAM lifetime , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).

[19]  Michael Nicolaidis,et al.  Reliability challenges of real-time systems in forthcoming technology nodes , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[20]  Said Hamdioui,et al.  Opens and Delay Faults in CMOS RAM Address Decoders , 2006, IEEE Transactions on Computers.

[21]  Said Hamdioui,et al.  Memory Fault Modeling Trends: A Case Study , 2004, J. Electron. Test..

[22]  C. Cabral,et al.  A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO2/HfO2 Stacks with FUSI, TiN, Re Gates , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[23]  Hamid Mahmoodi,et al.  Impact of transistor aging effects on sense amplifier reliability in nano-scale CMOS , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).