A reconvergent fanout analysis for the CPT algorithm used in delay-fault diagnosis
暂无分享,去创建一个
[1] M. Ray Mercer,et al. An efficient delay test generation system for combinational logic circuits , 1991, DAC '90.
[2] Michael D. Ciletti,et al. A variable observation time method for testing delay faults , 1991, DAC '90.
[3] Serge Pravossoudovitch,et al. An alternative to fault simulation for delay-fault diagnosis , 1992, [1992] Proceedings The European Conference on Design Automation.
[4] J.A. Waicukauski,et al. Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.
[5] Janusz Rajski,et al. A reconvergent fanout analysis for efficient exact fault simulation of combinational circuits , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[6] Patrick Girard,et al. A novel approach to delay-fault diagnosis , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[7] Janusz Rajski,et al. A method of fault analysis for test generation and fault diagnosis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Yashwant K. Malaiya,et al. Modeling and Testing for Timing Faults in Synchronous Sequential Circuits , 1984, IEEE Design & Test of Computers.
[9] Premachandran R. Menon,et al. Critical Path Tracing - An Alternative to Fault Simulation , 1983, 20th Design Automation Conference Proceedings.