Binary addition based on single electron tunneling devices

The ability to control the transport of individual electrons within single electron tunneling based circuits creates the conditions for implementing single electron encoded threshold logic gates. This paper investigates the implementation of binary addition based on such gates. We first propose implementations of full adder and 4-bit lookahead carry generator blocks and verify the designs by means of simulation. We then evaluate the area, delay, and power consumption of 16-bit and 64-bit ripple carry and carry-lookahead adders based on these blocks.

[1]  Stamatis Vassiliadis,et al.  Static buffered SET based logic gates , 2002, Proceedings of the 2nd IEEE Conference on Nanotechnology.

[2]  Alexander N. Korotkov,et al.  Single-electron logic and memory devices , 1999 .

[3]  Konstantin K. Likharev,et al.  Single‐electron transistor logic , 1996 .

[4]  Siegfried Selberherr,et al.  SIMON-A simulator for single-electron tunnel devices and circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Stamatis Vassiliadis,et al.  A linear threshold gate implementation in single electron technology , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[6]  Stamatis Vassiliadis,et al.  2-1 Additions and Related Arithmetic Operations with Threshold Logic , 1996, IEEE Trans. Computers.

[7]  Sorin Cotofana,et al.  Achieving fanout capabilities in single electron encoded logic networks , 2001, 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443).