An 8 Mbit DRAM design using a 1 Tbulk cell

An 8 Mbit memory chip featuring a floating body one transistor cell on bulk substrate is characterized for the first time. A high-speed and high accuracy current sense-amplifier with a large common mode reference current is proposed. It achieves a reading time of 10 ns and a current read margin lower than 5 /spl mu/A. A bit fail rate of 0.017% was measured on a 1 Mbit module. Data retention shows that 1 Tbulk cell concept has the potential to be used as a future eDRAM memory cell.

[1]  T. Ohsawa,et al.  Memory design using one-transistor gain cell on SOI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[2]  M. Pastre,et al.  Capacitor-less 1-transistor DRAM , 2002, 2002 IEEE International SOI Conference.

[3]  T. Tanaka,et al.  A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory , 2003, IEEE International Electron Devices Meeting 2003.

[4]  Hiroaki Yamada,et al.  A memory using one-transistor gain cell on SOI(FBC) with performance suitable for embedded DRAM's , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[5]  R. Ranica,et al.  A one transistor cell on bulk substrate (1T-Bulk) for low-cost and high density eDRAM , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[6]  R. Ranica,et al.  Scaled IT-Bulk devices built with CMOS 90nm technology for low-cost eDRAM applications , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..