Decoupling Translation Lookaside Buffer Coherence from Cache Coherence
暂无分享,去创建一个
[1] Daniel J. Sorin,et al. UNified Instruction/Translation/Data (UNITD) coherence: One protocol to rule them all , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.
[2] Anoop Gupta,et al. The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.
[3] Shekhar Borkar. Thousand Core ChipsA Technology Perspective , 2007, DAC 2007.
[4] Avi Mendelson,et al. DiDi: Mitigating the Performance Impact of TLB Shootdowns Using a Shared TLB Directory , 2011, 2011 International Conference on Parallel Architectures and Compilation Techniques.
[5] George Kurian,et al. ATAC: A 1000-core cache-coherent processor with on-chip optical network , 2010, 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT).
[6] David L. Black,et al. Translation lookaside buffer consistency: a software approach , 1989, ASPLOS III.
[7] Alberto Ros,et al. Cache Coherence Protocols for Many-Core CMPs , 2010 .
[8] Coniferous softwood. GENERAL TERMS , 2003 .
[9] Carl Ramey,et al. TILE-Gx100 ManyCore processor: Acceleration interfaces and architecture , 2011, 2011 IEEE Hot Chips 23 Symposium (HCS).
[10] Milo M. K. Martin,et al. Why on-chip cache coherence is here to stay , 2012, Commun. ACM.