A reconfigurable multiprocessor architecture for a reliable face recognition implementation

Face Recognition techniques are solutions used to quickly screen a huge number of persons without being intrusive in open environments or to substitute id cards in companies or research institutes. There are several reasons that require to systems implementing these techniques to be reliable. This paper presents the design of a reliable face recognition system implemented on Field Programmable Gate Array (FPGA). The proposed implementation uses the concepts of multiprocessor architecture, parallel software and dynamic reconfiguration to satisfy the requirement of a reliable system. The target multiprocessor architecture is extended to support the dynamic reconfiguration of the processing unit to provide reliability to processors fault. The experimental results show that, due to the multiprocessor architecture, the parallel face recognition algorithm can achieve a speed up of 63% with respect to the sequential version. Results regarding the overhead in maintaining a reliable architecture are also shown.

[1]  Andrew A. Kennings,et al.  Symmetric multiprocessing on programmable chips made easy , 2005, Design, Automation and Test in Europe.

[2]  Jörg Henkel,et al.  A methodology for architectural design of multimedia multiprocessor SoCs , 2005, IEEE Design & Test of Computers.

[3]  Jürgen Becker,et al.  New dimensions for multiprocessor architectures: On demand heterogeneity, infrastructure and performance through reconfigurability — the RAMPSoC approach , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[4]  Gianluca Palermo,et al.  A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications , 2008, 2008 Design, Automation and Test in Europe.

[5]  Gianluca Palermo,et al.  A design kit for a fully working shared memory multiprocessor on FPGA , 2007, GLSVLSI '07.

[6]  Paul R. Schumacher,et al.  A single program multiple data parallel processing platform for FPGAs , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[7]  Walter Stechele,et al.  Autovision – A Run-time Reconfigurable MPSoC Architecture for Future Driver Assistance Systems (Autovision – Eine zur Laufzeit rekonfigurierbare MPSoC Architektur für zukünftige Fahrerassistenzsysteme) , 2007, it Inf. Technol..

[8]  Christophe Bobda,et al.  Design of adaptive multiprocessor on chip systems , 2007, SBCCI '07.

[9]  Ripal Nathuji.  Using an FPGA as a Prototyping Platform for Multi-core Processor Applications , .

[10]  Yen-Kuang Chen,et al.  The ALPBench benchmark suite for complex multimedia applications , 2005, IEEE International. 2005 Proceedings of the IEEE Workload Characterization Symposium, 2005..

[11]  Frank Vahid,et al.  The Softening of Hardware , 2003, Computer.