A 100 MHz 2-D 8×8 DCT/IDCT processor for HDTV applications

This paper discusses the design of a combined DCT/IDCT CMOS integrated circuit for real time processing of HDTV signals. The processor operates on 8/spl times/8 blocks. Inputs include the blocked pixels that are scanned one pixel at a time, and external control signals that control the forward or inverse modes of operation. Input pixels have a precision of 9-b for the DCT and 12-b for the IDCT. The layout has been generated with a 0.8 /spl mu/m CMOS library using the Mentor Graphics GDT tools and measures under 10 mm/sup 2/. Critical path simulation indicates a maximum input sample rate of 100 MHz. >

[1]  Masahiko Yoshimoto,et al.  A 50 ns video signal processor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[2]  Weiping Li,et al.  DCT/IDCT processor design for high data rate image coding , 1992, IEEE Trans. Circuits Syst. Video Technol..

[3]  Masahiko Yoshimoto,et al.  A 100-MHz 2-D discrete cosine transform core processor , 1992 .

[4]  Lee-Sup Kim,et al.  200 MHz video compression macrocells using low-swing differential logic , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[5]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..

[6]  Takao Nishitani,et al.  A single-chip 16-bit 25 ns realtime video/image signal processor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[7]  Ming Lei Liou,et al.  Overview of the p×64 kbit/s video coding standard , 1991, CACM.

[8]  H. Samueli,et al.  An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients , 1989 .

[9]  N. Ahmed,et al.  Discrete Cosine Transform , 1996 .

[10]  Masato Edahiro,et al.  DCT/IDCT processor for HDTV developed with dsp silicon compiler , 1993, J. VLSI Signal Process..

[11]  Kenneth M. Rose,et al.  A Look-Up-Based Universal Real-Time Transformer for Image Coding , 1987, IEEE J. Sel. Areas Commun..

[12]  H. Yamada,et al.  A 250MHz 16b 1-million Transistor BICMOS Super-high-speed Video Signal Processor , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  Ting Chen,et al.  VLSI implementation of a 16*16 discrete cosine transform , 1989 .